fetch unit
A little fetch unit
This commit is contained in:
26
lab2CA.srcs/sources_1/new/fetchFile.v
Normal file
26
lab2CA.srcs/sources_1/new/fetchFile.v
Normal file
@@ -0,0 +1,26 @@
|
||||
`timescale 1ns / 1ps
|
||||
//////////////////////////////////////////////////////////////////////////////////
|
||||
// Company:
|
||||
// Engineer:
|
||||
//
|
||||
// Create Date: 02/08/2019 06:21:32 PM
|
||||
// Design Name:
|
||||
// Module Name: fetchFile
|
||||
// Project Name:
|
||||
// Target Devices:
|
||||
// Tool Versions:
|
||||
// Description:
|
||||
//
|
||||
// Dependencies:
|
||||
//
|
||||
// Revision:
|
||||
// Revision 0.01 - File Created
|
||||
// Additional Comments:
|
||||
//
|
||||
//////////////////////////////////////////////////////////////////////////////////
|
||||
|
||||
|
||||
module fetchFile(
|
||||
|
||||
);
|
||||
endmodule
|
||||
@@ -67,3 +67,9 @@ endmodule
|
||||
module MUX();
|
||||
|
||||
endmodule
|
||||
|
||||
module fetchUnit(input wire clk,
|
||||
input wire [8:0] AddrIn,
|
||||
output wire [8:0] AddrOut);
|
||||
|
||||
endmodule
|
||||
|
||||
Reference in New Issue
Block a user