From 7490815502e1b01159233ea09ed60d78fd82dda3 Mon Sep 17 00:00:00 2001 From: WilliamMiceli Date: Sun, 24 Mar 2019 19:26:14 -0400 Subject: [PATCH] Making fixes to Bubble Sort --- CPU9bits_tb_behav.wcfg | 304 ++++-- lab2CA.cache/wt/webtalk_pa.xml | 124 ++- lab2CA.runs/.jobs/vrs_config_43.xml | 8 + lab2CA.runs/.jobs/vrs_config_44.xml | 11 + lab2CA.runs/impl_1/CPU9bits_tb.vdi | 173 ++++ lab2CA.runs/impl_1/CPU9bits_tb_drc_opted.pb | Bin 0 -> 37 bytes lab2CA.runs/impl_1/CPU9bits_tb_drc_opted.rpt | 49 + lab2CA.runs/impl_1/CPU9bits_tb_opt.dcp | Bin 0 -> 3472 bytes lab2CA.runs/impl_1/init_design.pb | Bin 0 -> 1625 bytes lab2CA.runs/impl_1/opt_design.pb | Bin 0 -> 10581 bytes lab2CA.runs/impl_1/place_design.pb | Bin 0 -> 3233 bytes lab2CA.runs/impl_1/route_design.pb | Bin 0 -> 12016 bytes lab2CA.runs/impl_1/vivado.jou | 12 + lab2CA.runs/impl_1/vivado.pb | 4 + lab2CA.runs/synth_1/CPU9bits_tb.dcp | Bin 0 -> 3103 bytes lab2CA.runs/synth_1/CPU9bits_tb.tcl | 63 ++ lab2CA.runs/synth_1/CPU9bits_tb.vds | 951 ++++++++++++++++++ .../synth_1/CPU9bits_tb_utilization_synth.pb | Bin 0 -> 289 bytes .../synth_1/CPU9bits_tb_utilization_synth.rpt | 183 ++++ lab2CA.runs/synth_1/htr.txt | 2 +- lab2CA.sim/sim_1/behav/xsim/CPU9bits_tb.tcl | 2 +- .../sim_1/behav/xsim/webtalk_11344.backup.jou | 12 + .../sim_1/behav/xsim/webtalk_12056.backup.jou | 12 + .../sim_1/behav/xsim/webtalk_13536.backup.jou | 12 + lab2CA.sim/sim_1/behav/xsim/xelab.pb | Bin 6981 -> 4381 bytes .../webtalk/xsim_webtalk.tcl | 24 +- .../xsim/xsim.dir/CPU9bits_tb_behav/xsim.mem | Bin 19561 -> 19795 bytes .../webtalk/usage_statistics_ext_xsim.xml | 12 +- .../webtalk/xsim_webtalk.tcl | 10 +- .../xsim.dir/dataMemory_tb_behav/xsim.mem | Bin 3351 -> 3319 bytes .../webtalk/usage_statistics_ext_xsim.xml | 12 +- .../webtalk/xsim_webtalk.tcl | 12 +- .../instructionMemory_tb_behav/xsim.mem | Bin 3086 -> 3105 bytes lab2CA.srcs/sources_1/new/CPU9bits.v | 2 +- lab2CA.srcs/sources_1/new/dataMemory.v | 25 +- lab2CA.srcs/sources_1/new/instructionMemory.v | 205 ++-- lab2CA.xpr | 16 +- 37 files changed, 1887 insertions(+), 353 deletions(-) create mode 100644 lab2CA.runs/.jobs/vrs_config_43.xml create mode 100644 lab2CA.runs/.jobs/vrs_config_44.xml create mode 100644 lab2CA.runs/impl_1/CPU9bits_tb.vdi create mode 100644 lab2CA.runs/impl_1/CPU9bits_tb_drc_opted.pb create mode 100644 lab2CA.runs/impl_1/CPU9bits_tb_drc_opted.rpt create mode 100644 lab2CA.runs/impl_1/CPU9bits_tb_opt.dcp create mode 100644 lab2CA.runs/impl_1/init_design.pb create mode 100644 lab2CA.runs/impl_1/opt_design.pb create mode 100644 lab2CA.runs/impl_1/place_design.pb create mode 100644 lab2CA.runs/impl_1/route_design.pb create mode 100644 lab2CA.runs/impl_1/vivado.jou create mode 100644 lab2CA.runs/impl_1/vivado.pb create mode 100644 lab2CA.runs/synth_1/CPU9bits_tb.dcp create mode 100644 lab2CA.runs/synth_1/CPU9bits_tb.tcl create mode 100644 lab2CA.runs/synth_1/CPU9bits_tb.vds create mode 100644 lab2CA.runs/synth_1/CPU9bits_tb_utilization_synth.pb create mode 100644 lab2CA.runs/synth_1/CPU9bits_tb_utilization_synth.rpt create mode 100644 lab2CA.sim/sim_1/behav/xsim/webtalk_11344.backup.jou create mode 100644 lab2CA.sim/sim_1/behav/xsim/webtalk_12056.backup.jou create mode 100644 lab2CA.sim/sim_1/behav/xsim/webtalk_13536.backup.jou diff --git a/CPU9bits_tb_behav.wcfg b/CPU9bits_tb_behav.wcfg index 5f82acf..40abd4d 100644 --- a/CPU9bits_tb_behav.wcfg +++ b/CPU9bits_tb_behav.wcfg @@ -11,15 +11,15 @@ - - - + + + - + - + clk clk @@ -35,133 +35,217 @@ instr[8:0] instr[8:0] - + BINARYRADIX AddrOut[8:0] AddrOut[8:0] + UNSIGNEDDECRADIX - + + Registers label - r0_out[8:0] - r0_out[8:0] - RegisterA + + + label + r0_out[8:0] + r0_out[8:0] + RegisterA + UNSIGNEDDECRADIX + + + label + r1_out[8:0] + r1_out[8:0] + RegisterB + UNSIGNEDDECRADIX + + + label + r2_out[8:0] + r2_out[8:0] + RegisterC + UNSIGNEDDECRADIX + + + label + r3_out[8:0] + r3_out[8:0] + RegisterD + UNSIGNEDDECRADIX + - + + Banks label - r1_out[8:0] - r1_out[8:0] - RegisterB + + + label + r0_out[8:0] + r0_out[8:0] + Bank0 + UNSIGNEDDECRADIX + + + label + r1_out[8:0] + r1_out[8:0] + Bank1 + UNSIGNEDDECRADIX + + + label + r2_out[8:0] + r2_out[8:0] + Bank2 + UNSIGNEDDECRADIX + + + label + r3_out[8:0] + r3_out[8:0] + Bank3 + UNSIGNEDDECRADIX + - + + Divider label - r2_out[8:0] - r2_out[8:0] - RegisterC - - - label - r3_out[8:0] - r3_out[8:0] - RegisterD - - - label - r0_out[8:0] - r0_out[8:0] - Bank0 - - - label - r1_out[8:0] - r1_out[8:0] - Bank1 - - - label - r2_out[8:0] - r2_out[8:0] - Bank2 - - - label - r3_out[8:0] - r3_out[8:0] - Bank3 - - - switch - switch - - - writeEnable - writeEnable - - - address[8:0] - address[8:0] - - - writeData[8:0] - writeData[8:0] label - memory[15:0][8:0] - memory[15:0][8:0] + memory[23:0][8:0] + memory[23:0][8:0] Data Memory + UNSIGNEDDECRADIX + + [23][8:0] + [23][8:0] + UNSIGNEDDECRADIX + + + [22][8:0] + [22][8:0] + UNSIGNEDDECRADIX + + + [21][8:0] + [21][8:0] + UNSIGNEDDECRADIX + + + [20][8:0] + [20][8:0] + UNSIGNEDDECRADIX + + + [19][8:0] + [19][8:0] + UNSIGNEDDECRADIX + + + [18][8:0] + [18][8:0] + UNSIGNEDDECRADIX + + + [17][8:0] + [17][8:0] + UNSIGNEDDECRADIX + + + [16][8:0] + [16][8:0] + UNSIGNEDDECRADIX + + + [15][8:0] + [15][8:0] + UNSIGNEDDECRADIX + + + [14][8:0] + [14][8:0] + UNSIGNEDDECRADIX + + + [13][8:0] + [13][8:0] + UNSIGNEDDECRADIX + + + [12][8:0] + [12][8:0] + UNSIGNEDDECRADIX + + + [11][8:0] + [11][8:0] + UNSIGNEDDECRADIX + + + [10][8:0] + [10][8:0] + UNSIGNEDDECRADIX + + + [9][8:0] + [9][8:0] + UNSIGNEDDECRADIX + + + [8][8:0] + [8][8:0] + UNSIGNEDDECRADIX + + + [7][8:0] + [7][8:0] + UNSIGNEDDECRADIX + + + [6][8:0] + [6][8:0] + UNSIGNEDDECRADIX + + + [5][8:0] + [5][8:0] + UNSIGNEDDECRADIX + + + [4][8:0] + [4][8:0] + UNSIGNEDDECRADIX + + + [3][8:0] + [3][8:0] + UNSIGNEDDECRADIX + + + [2][8:0] + [2][8:0] + UNSIGNEDDECRADIX + + + [1][8:0] + [1][8:0] + UNSIGNEDDECRADIX + + + [0][8:0] + [0][8:0] + UNSIGNEDDECRADIX + readData[8:0] readData[8:0] - - operand0[8:0] - operand0[8:0] - - - result_K[8:0] - result_K[8:0] - - - op_idx - op_idx - AddrIn[8:0] AddrIn[8:0] - - progC_out[8:0] - progC_out[8:0] - - - result_m[8:0] - result_m[8:0] - - - cout - cout - - - result[8:0] - result[8:0] - - - switch[3:0] - switch[3:0] - - - K[8:0] - K[8:0] - - - out[8:0] - out[8:0] - - - FU[2:0] - FU[2:0] - diff --git a/lab2CA.cache/wt/webtalk_pa.xml b/lab2CA.cache/wt/webtalk_pa.xml index 5dc712a..68c22ae 100644 --- a/lab2CA.cache/wt/webtalk_pa.xml +++ b/lab2CA.cache/wt/webtalk_pa.xml @@ -3,10 +3,10 @@ - +
- +
@@ -17,7 +17,7 @@ This means code written to parse this file will need to be revisited each subseq - + @@ -25,49 +25,52 @@ This means code written to parse this file will need to be revisited each subseq - - - - + + + + + - + - - - - - + + + + + - + - + - + - + - + + + - - + + - + - + - - + + @@ -77,104 +80,115 @@ This means code written to parse this file will need to be revisited each subseq + - + - + - + - + - + - + + - - + + + - + + - + - + - + - - + + - - + + - + + - + + - + - + - + - + + + - - - + + + - - - + + + - + + + + - + - +
diff --git a/lab2CA.runs/.jobs/vrs_config_43.xml b/lab2CA.runs/.jobs/vrs_config_43.xml new file mode 100644 index 0000000..99236b3 --- /dev/null +++ b/lab2CA.runs/.jobs/vrs_config_43.xml @@ -0,0 +1,8 @@ + + + + + + + + diff --git a/lab2CA.runs/.jobs/vrs_config_44.xml b/lab2CA.runs/.jobs/vrs_config_44.xml new file mode 100644 index 0000000..b013dc9 --- /dev/null +++ b/lab2CA.runs/.jobs/vrs_config_44.xml @@ -0,0 +1,11 @@ + + + + + + + + + + + diff --git a/lab2CA.runs/impl_1/CPU9bits_tb.vdi b/lab2CA.runs/impl_1/CPU9bits_tb.vdi new file mode 100644 index 0000000..b2588e7 --- /dev/null +++ b/lab2CA.runs/impl_1/CPU9bits_tb.vdi @@ -0,0 +1,173 @@ +#----------------------------------------------------------- +# Vivado v2018.3 (64-bit) +# SW Build 2405991 on Thu Dec 6 23:38:27 MST 2018 +# IP Build 2404404 on Fri Dec 7 01:43:56 MST 2018 +# Start of session at: Sun Mar 24 18:38:44 2019 +# Process ID: 13064 +# Current directory: C:/Users/ecelab/ECE3570-Lab/lab2CA.runs/impl_1 +# Command line: vivado.exe -log CPU9bits_tb.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source CPU9bits_tb.tcl -notrace +# Log file: C:/Users/ecelab/ECE3570-Lab/lab2CA.runs/impl_1/CPU9bits_tb.vdi +# Journal file: C:/Users/ecelab/ECE3570-Lab/lab2CA.runs/impl_1\vivado.jou +#----------------------------------------------------------- +source CPU9bits_tb.tcl -notrace +Command: link_design -top CPU9bits_tb -part xc7k160tifbg484-2L +Design is defaulting to srcset: sources_1 +Design is defaulting to constrset: constrs_1 +INFO: [Project 1-479] Netlist was created with Vivado 2018.3 +INFO: [Device 21-403] Loading part xc7k160tifbg484-2L +INFO: [Project 1-570] Preparing netlist for logic optimization +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 579.477 ; gain = 0.000 +INFO: [Project 1-111] Unisim Transformation Summary: +No Unisim elements were transformed. + +4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered. +link_design completed successfully +link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 579.477 ; gain = 327.758 +Command: opt_design +Attempting to get a license for feature 'Implementation' and/or device 'xc7k160ti' +INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160ti' +Running DRC as a precondition to command opt_design + +Starting DRC Task +INFO: [DRC 23-27] Running DRC with 2 threads +INFO: [Project 1-461] DRC finished with 0 Errors +INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information. + +Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 583.891 ; gain = 4.082 + +Starting Cache Timing Information Task +INFO: [Timing 38-35] Done setting XDC timing constraints. +Ending Cache Timing Information Task | Checksum: f67b9b0d + +Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1077.012 ; gain = 493.121 + +Starting Logic Optimization Task + +Phase 1 Retarget +INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). +INFO: [Opt 31-49] Retargeted 0 cell(s). +Phase 1 Retarget | Checksum: f67b9b0d + +Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1167.297 ; gain = 0.000 +INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells + +Phase 2 Constant propagation +INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). +Phase 2 Constant propagation | Checksum: f67b9b0d + +Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1167.297 ; gain = 0.000 +INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells + +Phase 3 Sweep +Phase 3 Sweep | Checksum: f67b9b0d + +Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1167.297 ; gain = 0.000 +INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells + +Phase 4 BUFG optimization +Phase 4 BUFG optimization | Checksum: f67b9b0d + +Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1167.297 ; gain = 0.000 +INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells. + +Phase 5 Shift Register Optimization +Phase 5 Shift Register Optimization | Checksum: f67b9b0d + +Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1167.297 ; gain = 0.000 +INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells + +Phase 6 Post Processing Netlist +Phase 6 Post Processing Netlist | Checksum: f67b9b0d + +Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1167.297 ; gain = 0.000 +INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells +Opt_design Change Summary +========================= + + +------------------------------------------------------------------------------------------------------------------------- +| Phase | #Cells created | #Cells Removed | #Constrained objects preventing optimizations | +------------------------------------------------------------------------------------------------------------------------- +| Retarget | 0 | 0 | 0 | +| Constant propagation | 0 | 0 | 0 | +| Sweep | 0 | 0 | 0 | +| BUFG optimization | 0 | 0 | 0 | +| Shift Register Optimization | 0 | 0 | 0 | +| Post Processing Netlist | 0 | 0 | 0 | +------------------------------------------------------------------------------------------------------------------------- + + + +Starting Connectivity Check Task + +Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1167.297 ; gain = 0.000 +Ending Logic Optimization Task | Checksum: f67b9b0d + +Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1167.297 ; gain = 0.000 + +Starting Power Optimization Task +INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns. +Ending Power Optimization Task | Checksum: f67b9b0d + +Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1167.297 ; gain = 0.000 + +Starting Final Cleanup Task +Ending Final Cleanup Task | Checksum: f67b9b0d + +Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1167.297 ; gain = 0.000 + +Starting Netlist Obfuscation Task +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1167.297 ; gain = 0.000 +Ending Netlist Obfuscation Task | Checksum: f67b9b0d + +Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1167.297 ; gain = 0.000 +INFO: [Common 17-83] Releasing license: Implementation +20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered. +opt_design completed successfully +opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1167.297 ; gain = 587.559 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1167.297 ; gain = 0.000 +WARNING: [Constraints 18-5210] No constraints selected for write. +Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. +INFO: [Common 17-1381] The checkpoint 'C:/Users/ecelab/ECE3570-Lab/lab2CA.runs/impl_1/CPU9bits_tb_opt.dcp' has been generated. +INFO: [runtcl-4] Executing : report_drc -file CPU9bits_tb_drc_opted.rpt -pb CPU9bits_tb_drc_opted.pb -rpx CPU9bits_tb_drc_opted.rpx +Command: report_drc -file CPU9bits_tb_drc_opted.rpt -pb CPU9bits_tb_drc_opted.pb -rpx CPU9bits_tb_drc_opted.rpx +INFO: [IP_Flow 19-234] Refreshing IP repositories +INFO: [IP_Flow 19-1704] No user IP repositories specified +INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'. +INFO: [DRC 23-27] Running DRC with 2 threads +INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ecelab/ECE3570-Lab/lab2CA.runs/impl_1/CPU9bits_tb_drc_opted.rpt. +report_drc completed successfully +Command: place_design +Attempting to get a license for feature 'Implementation' and/or device 'xc7k160ti' +INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160ti' +INFO: [DRC 23-27] Running DRC with 2 threads +INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors +INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information. +Running DRC as a precondition to command place_design +INFO: [DRC 23-27] Running DRC with 2 threads +INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors +INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information. + +Starting Placer Task +INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs + +Phase 1 Placer Initialization + +Phase 1.1 Placer Initialization Netlist Sorting +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1192.641 ; gain = 0.000 +Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000 + +Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1192.641 ; gain = 0.328 +Phase 1 Placer Initialization | Checksum: 00000000 + +Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1192.641 ; gain = 0.328 +ERROR: [Place 30-494] The design is empty +Resolution: Check if opt_design has removed all the leaf cells of your design. Check whether you have instantiated and connected all of the top level ports. +Ending Placer Task | Checksum: 00000000 + +Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1192.641 ; gain = 0.328 +INFO: [Common 17-83] Releasing license: Implementation +36 Infos, 1 Warnings, 0 Critical Warnings and 2 Errors encountered. +place_design failed +ERROR: [Common 17-69] Command failed: Placer could not place all instances +INFO: [Common 17-206] Exiting Vivado at Sun Mar 24 18:39:16 2019... diff --git a/lab2CA.runs/impl_1/CPU9bits_tb_drc_opted.pb b/lab2CA.runs/impl_1/CPU9bits_tb_drc_opted.pb new file mode 100644 index 0000000000000000000000000000000000000000..70698d16a043af0b5d745495ba43bfe143354a40 GIT binary patch literal 37 scmd;LGcqtV(KDRH% + Ruledeck: default + Max violations: + Violations found: 1 ++----------+----------+-----------------------------------------------------+------------+ +| Rule | Severity | Description | Violations | ++----------+----------+-----------------------------------------------------+------------+ +| CFGBVS-1 | Warning | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1 | ++----------+----------+-----------------------------------------------------+------------+ + +2. REPORT DETAILS +----------------- +CFGBVS-1#1 Warning +Missing CFGBVS and CONFIG_VOLTAGE Design Properties +Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design. Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0. It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax: + + set_property CFGBVS value1 [current_design] + #where value1 is either VCCO or GND + + set_property CONFIG_VOLTAGE value2 [current_design] + #where value2 is the voltage provided to configuration bank 0 + +Refer to the device configuration user guide for more information. +Related violations: + + diff --git a/lab2CA.runs/impl_1/CPU9bits_tb_opt.dcp b/lab2CA.runs/impl_1/CPU9bits_tb_opt.dcp new file mode 100644 index 0000000000000000000000000000000000000000..a888ad70601491891872dbbbf48bddb830ca3a16 GIT binary patch literal 3472 zcmZ{n2{hDQAIHZwmaz;W;(25%lWmM`2uaB@_9c6k89QSML&$Ej45E$5k|iNRXhaeQ z8A_JOSR#@wYLN9E@AI7VyyiUbJ?EbLKmYUpoO^%w_x&w@69gSSHvj-&0?gkDHImvF z<8h?{0Itvh0F0EkD5SqksILz$%g`@Y6P!5k)ye?=g7LQOy66+mtCGyI7uzP8n1*oO zr|c{Dw}$mUD`ehVdNrU{*PLZZScn9c6~kRJIc#EP$JTF|l6`B({$T2dY)@skwbL#X z^VO=IclpzTC~v@RJ*o9j)hS^Y)twBRTHIo2h$Ol{@&x9a+ zie>uq9@z;B;++SW$izDOiLJLKFzv3?mVBakz>P3#uIB9=ro1#UNrysF67ya;^1NH0ud` z3J>|`h%#8m1 z$}T>BSOdfesO`?n7%7(0WaJq#%@6(&KSqvdo3|f?b3EOGH(yH!1`=sQDj84bL!4Pb zF-~FxY0w5skfmL;SF{F=FMAiQ!s8X253rJp?1LZ`h5$&+#Lo;kN<*pG)b8Znurvm` z#dTd6aPQ`~mGqhpCMOpBx>KLfFaFAgN1x2W zMHqS_OhOdP3Y_9?z~}CH@^8tL`)A}XEX`L37(TWwe!Dx7Z! zu_=^(AYW3uv?@q?;CbWZi_Fo?SYg9hrb1&JFmj03-|t*;Ea1F7bS~_GVdWP^=u=?mMVg{FG#C(+bpDXgS?+fp^L5h$D^Jr*@ds{tfI*tzUUJe zyG7ZZq}QoCuWSy<_cs~aqIkcDr=KfW2DV(Ti&L`X*J}@gEh;r;S zr${B4GQm`m@kAp7K|OuMK14c3Pf9Np^G-H-s}CWgPc$S->h%S@>yed3NW+HYm0@NQ zM$)|oeLa=>QaybGb+!6Z`u*Kf2urAfCDa5;<8rzkh%*i48`RAJQEB$uK-QfoO7>8s z=$2ZufhcEJQ=->rO>i1cm~7#@=%On*o_XmR#7Gz`NaAzg8tXFZHm$5T_jE4dIbRpD z!xt8<=Kjo~Cm#Q+;jQxSKGD9mk87!x9C44Y`Eyb8o<@S)=gpyMUc)_w*v8R{-3oho z*IWW8U?1HyUV}<@OazmWr5QnEw=n*%HrbX=b^dTUH`%6(&+IS-bm^a$vi6fpk%st7GQ=!PU zQ6(MxK{O_$)rQ>7<{}CFXw*3PZ4fnPNLvI}y_=roQ@Lu$OVQkG_NQx#QEf1XZNP9=2L{mab#(mk>lYmCc89M&Mdhsd2t5+l zh%|%Ao z&5mQQ(epYy$wtO0<*jhyOXG$+uaOZs&(oUc#Z<&y(^i+>Hzc?f>I=Ji;Yh9GVYafM z9^Tmc@taC@nP>Cef2Xf%u_i&?cn=xUlb-uxXe7|1OgnsR> zHd3ciOaUTT4+YcuPIQvF$P6)kdi&~{crm7}FaA(csUYBbdD=!qtad}^2;Fw)`dX^B zF7V}cuzA{#A)yl-Q5KaR=r1a*>8v*95Kr`XB%#F$AbtXz3m%t9j zN~wB@O)fI20qy%`Q3WfEs`jey_0s9#<~ed~%g@YyLZjG3TWg=*Y&PwBxRQ=E1<@BV zst*HF+Ykf@QgNn;K+<=Y?hcq?R$x!MfEtnj?08&K+}Ep01HsQi~*ebXLE!wX2 zifXH7@Amc@@DXU)+q9Rn=SGvJfeCFfUzh?q6Wg)4(nyB${UIyb=So)nT@#bZR_(j8 z^6$-fC0!=hls><=XdK*|=3G~4;|oj50JYLKSghaDNj8%BaiRN4Ds84%sALOq%zD#)>-)vB)5e8%m6M~NHtlj-pd2i?q zDW-a?b@Z@$b{sR(^xdABPP^^r`C3S|De2S8N++g=quH7R^Z3U2L~H>Kqw2>&a&i4T zP$Zfh;nt%+ly{@QLQkRbiqbnI*=)2`M%{dYbk2PyZVfL`U$=E**Kg2gVY9c;frQC9 z5Et>0A>0iRte1(PwaR{tcdDn|D_qg^$2%u;iyo@aT5a5dl(G^=%!{Pt zoH9gga_;ir3}M4=y`-A-&4$1 zrqo=cu{WP^4d=Fe)RZIVZ4|s!zg!Lp}23MvhbLlds0SfJt>GDf&c&+fVRAk vq*s7;kjEus_uv3`Tem={oVha6M&9c(TnBSe(exmImVe6W5EF%W3n&F*x|wlzK|5<>(+6f`z5WZ0dSf!&$S%oGX_ zKKZVH%KznTKXA2`$b-o~?9RP&&$;K^y>J1gbrHvehb^?Epq#JF)@#*;Q+7&1p@Rr- zLOo*qKk!f7HAl0~Vb^PT7T&`1A?=V}q+8>c zcEPh;w{|p>A=G%t(RhsQfqM@(sSMidGpC7Ool zjOimIvw6ye${cRG)%iqYvyEYkX7hKEpn+ChkFAPQf1b4Os z2~!;h-VDLqx?e4Z^pph@FT>q`GOUPAaVK@`viMtA-IdhTP0RC9iya|RB)Tj>BGD{n z7eq6`A?>l|H7|Qixz>FrTkhK|Y%Zxi7E`pMR$C}Ydgw)}&~rp1k|?9u;L}FiG#2t4 zt!%$CX$d7K|MDKg% zN0sL-7&+=@#-|BOI|7aF(TK*BYlY6Jq)3me(9nh{6pSmb>tRIZ> zMDr!9%m9fA zp5>*TTrQZ;P%*^Du7^nV0<$wzrx!)%LvGD1wGURXe^#5+hx@E`EbGf(^#JR$x7es{)pX5yLD&c~)gSdn7iJ9F>3=lsq& z_k7SpT4*@Eo?*9E*|MO;xuu!1zVhn6wQsZ>-|TANB63`Rr^SV}Yisi@-ZuJOe|7j} zJ6p=Ds@{3UojaWSEc43Z4E-rXKX}jgdC&DNdzbkR+vPqpSl2SSEjVjC9&2;M?|Yox zToyMOHZNkV#rN?ahm>;ecL0Z7f8NIxc3+J}8dM&S)qpW;Lt7}jR(2zz@0A%)@H9Fkf z6aC&QYgekxdQ)iu-9s&ovf(!=()l_4Bw0GDk|dpaieyx!S}iE577B#Tn_j=~>{=#!2>aW!o~4*e*uycgShPT!9jO4zB6J3`s-nh0dWB|GHcqQlwk;0( z0b4&lJJ?KW+sIAy>GoznP+%AY%iian&pkk2svSnUj?rSSWn(17LA|yz3r{5NgfhNE z%J6nhSM#b~i(=*jx;ms3>V&OK-tCUIDb-Kf1`vcg$4vD*^mfQIl?|7j25!Ggft#S6 zWVk7ba8nA3rlmnntyBwIy?O*WJgp=!F)E%vWT-I20yAN*{Uc_<8^P~*usi#a!NC4j zsv-MMghPt3QicN=>a`ft`;#G6OG4@``g%jUGsE`bQytgXJy}Iw4%Dub7K%e-Nz`8~ z@;~PbIb0mi0=bFhnu4>G;UxIACxf4!1ix=k_R#_7?zjz0vXV8r5sF=B!CRLk z=d^oF(^v04d4HY3Nxj(b#*E56DuzNXv9T2{ zN#LdP^dXN9CgXRC@TVINpi+t7;-60j zm2whPigfK!$7=hyG3;6b_nyfvYcbF~pnAyDGCN_d%Yjch_4a!jd-2z^*^6nJeF|tC zyPX_P28~J*G`>q$Hyz=#P0um85HhrR!2K>zGMU5p5tTz&R9MP7mjj84a-J6D&u4?g zG)z7_9E!ArSZt6&Lm+C{yPQ4hBYWdLO$kEr%DZWwlvl1$X6l(=XXsh}vOX!){%VH) zlX=cqh+>xf!TgN|!ZrkNgU|%19u92{0+VoPn7Klv;xuJmNXSguJ`#yix1!EkF!r1- ziyQeAcKj30rqyu+=I z{lCzi$FE_L-7j?KlYIFkLOngV)7(XH@{2q3%cgLrv7=LE=b%qE%#gKj`A@^NWU6P6 z<hP3K_J>wHYQf~p@| z-7XV*mdnhpW9}h!AGj!4FAD}lSn6=OXE`nQJ(;?+MOblA)zV7NJwP_g*WRQ#4f(w! zQ0XYv>9JbGkpRaD{{jSG|TypR-v$-3d7?l!JOK~?d@*acV*t^ho23(#YcyZ3RSV^EeOw)rbngF#NcPDbGejTI^#`)w zWYhzK!hIK4ScKH_a&iDo;)TWB(wus{S!8=2Rpzp$D$vW^VJ@_5f6EYijP3y-I_UpF z#hEoZx6vnLb59l;!%Iy?Q%4p6h(^PKx#v3QK^YgN_7UA}tQMaL?ujBtLDy&&*BWbj zxvJ#v<2!z9jrR&(-xfs+rhi8*Ha4Hso0czj{N@heS!kI_-hLk3K>b)MJ&CG;rA-ZwAvO&-$zy=wH#S#9xJI;CAQRax_%!$2*CJ9 zK{H%z!KVRo1DMXKx{ju!0a2Px-v$srvAULhSPb7RYKmGb=*5=d8$~M_W%49J8{G(H z7tuQP?+o3LngQA3IjAZRUS{tF(gJn;Yk literal 0 HcmV?d00001 diff --git a/lab2CA.runs/impl_1/place_design.pb b/lab2CA.runs/impl_1/place_design.pb new file mode 100644 index 0000000000000000000000000000000000000000..8278661bc6a3ba546f53fb8609eacf7eaff4b1a8 GIT binary patch literal 3233 zcmeHKU27Xh6pd_2b#6s4Z5&dQ!lhKiHkP_OtE^Wlf!3-?{ovr*P6~Q4)7_D^ct6C> z$WclQee7eP^e6PM^mp~nu2x-DYpQ}FFBL`~v%53*-gEA`$M79A`f(WY$m?NK!e(`Q z?U}WA|Hi-JUaZ`JAvDGTcg3YAq<*E_=jR+uAqeO6zfU0e;vCiJQm$+;TDy$^k z8naqVXFK2XHEij>+2xCIukBAFlif20w!!ZhBq}1vzlw}P2#jGSE zjU&(3tk5TG#t@@&J~LL>as@tDJ1xeFB>5i-Hz7Txmx@CJdTKwJn(fo%P&M17hj*b_dN{rmD)6Pkb81DZ z*mB%u!Mt08 zNWa5oV|$(1f9rW0w)3E57L@K=5_l!rWp&kxWc1R%<>=YJUNy}wYug>OJsZ@>e>qy|=Z56Z3cMgaIVKk%_qDQo&l7EVvLF3~1k~lhd{z5I zeOG2oXezkzBvK*~9+?MnuFNS;dQxc1UZ%C417$Km%Ow(U+teVF&{ zGqe7n=>rnt1rV(SNW35+!2>Tm@=~68;RT7m1O5hn_s-5{X6LSVQ`r#~Qlum^v*(_B z?(dv?&hH%ZKACHI-LC1jm+3-CF3!wPRgJ|92lj#4_9DyCDVYnrUc`3VEVTDreYVXy zX3vS1lYeX%DkV)b_FwR4j%GepUbr|#{-lswx1)%4{m6FrXynm77EzNrw#D3#(T*3; z4l|=(!04L`;hPl8FX3669pDS`h-)%!sEx&<1@$~vze-+Q@A?kwGB+|K8&47i2Ab&K zAQz6T`eUu8Mt1)7c2TRBj7mMN>2DOG-u0qq)2sl^H1+f~YeKWaQ6aXWPi}7ZT$kH# zb+bjy5ccx}W_fPg=G*61<)(q@l7rLrXFIr=N=et#*4QAgrq?{QqkYJx(SE?pHo#Gs zpVBLf)9t|0FA+tTn7E)DC7oM%u#ZRN64$?DyLPzG+O#iJ2&*^K3cpIeq|&t@@Pbe# z87ONu(vlfj*>IQ%JO!-70&b9Kp9yOP%=dzbUXTCYfxJLKsmo+aqxt>l*T`2_dbZQ1n_F~sRB(tl zt)(};LQ3(H8XfvQeL`FN%z7O5y35qmRg*Q%3M`$tT3X6y3Yj57<*c?pBH!P#yNq5B zZ!A;G@6orYsxISCMW^4U%rX5C=1m?NIxW+C47fO^*YB<1Cq6SDR>W^>N0!YAeT6JfaG--E^a#Zk4FSLL^2Mgj8#7-AKixo*j)~j z6ej5*1LoT-Vphc3Wx53y5l9K(ijG4)p9N;by#j6&dcDA6B@c1C+h3h_y*7*eq*hrh zh@Wm3fTUUmNFPtI@t4VrUY0`XCVBaeeMGlB-*ddZW7%T3XiCGYTGlF!li?LjYGoB6CKFLLe||Do>`kyN0&PVeXtD5J$J;d>x{ixRTrX6eY~i~^j}McJ&I`$$sHK}7 zt!ka#-Tgccbd9L}4buGKod4}TnE*JzYgLBVC30mIsnanp)aZl9?2vvpl_E@rpZla4 zo41N=aipyCZ)bNhJJ)1(ew}<}!wVz&wuiJDY0PAnog}m)B-G>~0c$49iJ&mqnu8>s zOU?ZL{GZ@0@~s%DHJUk%^S?81GHljm*t|+!j59}+^1L=-lL6&6xfvU?-cLM}pPzqg zPFUmw`f8gaAr3CPb&b>ETq)QQ;{X%tC-6KrDu6P7wIbypfuu7c7GxE`ZKb9oyBOY&q;;m##vLBFnXa?fAfBa$Q__=Z!PIf%|&sWHh z$UmDR>kHv92Zu$|>>K_o=iS72ea4Nmdvo*CdM(oh5a8^0BbH_E&w1pS@vBShH+XAQ zbNHX0r76l}{yvKw8|h*QvYP`xIo9%tW>IDM z8JK0%+Y`+43Mr^%RrW)fQQjq2K~$z0$`GE*$w@(aAHthh`C@T?MjNKrw`W0nR&`B< zjf+Rc*v6~m$_Ly5v3=h$EwHC;GctEUX_w2w-Dc1Z0!<&cufWYa;r6Vqmb6AQL&d*E zE+=w6TwS{(?qmoRBBsIpW+fCM0S}?bpy~Avxh4}pL1>ETz;E}yG_@&_rt+S{SZSfp zEKtKDS4ebICDMeE2GV|YmOw-*!#B>Tuv>Dooa~x1u<%x6?6@l6RINxH5GXx09Dc44 zL53sZh#n-mAas{87rjbXP~tpVqt#c_wZZlA8X*>MQ1~9&JreyMk(Ji+(!-Di;nF)^ z$kz8<)3Uv#)@}Npxx3_;yL#((Iq13Jl8p$wqb;F<)7-VAa7To-cDZfIDA`%W7R_jI zybUg;-z#Klfj57Y%3={Bd9(H>3hAyLF-x?d=rS06-Us9TFIwu@4&(izcsV>umJIxe zmi%4mJ3KB0{*m+@o|C){(kh}4Jf^!GksqG5j(HU&9qaFqSJpRZ3y}lvO6`z>nnOPk zp#-t0fLNp(`r@pG_94)LIMhV^FfvWTv*?}vMv44$qu|Fu}7fRnqsbz)( zLh98S??`e?`4N&evass8jD{={cl(E{ElG1zV1LS}E*9g)C+d|($*86Q^*!> z>O5t$4fT^}8;Y21(2PuB@Y^Y(4>{;&JbI8`%ar(QrK&#l*S{%b^NafH=yQYbo`KZ- z>A{bS@Z+k^^RmJ9)P6QcMq?t6(fnF@hlca!u0hnOpGf@K_s|O;#=Uqr(tqQ(m`CWE z!Ey3c&U=SsjJp>9I@V`@su0Zjh`al_DJ?N}-YqxC5|Z~G5*&;afXPGBZaE$%Hs~SJ zrw;1eHlHNmb2xFr{W>yvq|dd*g4oD*(ZGO^!9(&OgFiJ_fA{Ig)FTuWUQlwtY|z_Q zWFOekF&fvNZ|=o|KXGj^Rn-#33Q(+?N$59-LGC1DOGykFCzu!b%0TE0gl1%(HIq=2 z)pno^WVP<|XA)9~mY^-iB>Yn1+8FPVcy`PQgcuC$g~JY>epk-rx|z5B?wEx3-x7`f zsgTcQ*+YCI?et>@En#qL$2X(>kZS6%j@fUMIFnOW{#h;@$v@+1eCZIx)sE-x9N3-{ zcYnw1I3!99yqdmD-k=YBhJdgam~FO9OZs~^`<=e6 zV;>JNnY05VNKT&L+RaRH^Mtfc7>tXTM2^lCJ9#p0TB{DSgVA$wn5N3E|8s@dxY%)V z^UK@qhdfbycWmsjuR)5%z+_c^_DcL1HtBO4J^~OTXaC10+9=1N9dfc`T30bp8oxk{ zL=qz=Y6meAgrcf~&Jgojscna1 zXt7LjH>AX){N(F%+LRYl@rB0Asp*QIo-y7oVzyJQ@k?QlK1{x0asTXaVkenc8_Lyl zA56YsgzKEy|E!Q-%lv(}7w&|-H7;?oA&rtxQ;K9O@Zk?~EC#^SR+X6S`{SreHUA6S4C>5R_#mZSZk+BsoII@ z)KW@NI@Q)r%e1yHzL|4oLI2U-Atk@D3E=Lg1nd!=Rm?h`A|llXMSJkPJ$E|o^~ODq^3oKbXFqdX%ShxpB<+a)|D~dA*pDN->u6H<;5Ok z(IS3HtO1R)T)xn^>*tadl`Uzjmab&?`RhStQ0SOs@oK+Ny1^rqgC%iL%b{C}Zj}Xy zp}APpygAz$QN!Bk49F?j1Lq`c7Qg0*7ZXhq$N9ll0{Cm$k5nWM^@+Vc^13Oa?^QvqnxLPF-N24@6G_|$BjSSH5Nre`=6XX*BQoE_7TR9v zamcNMTk!83!1KjhrAf{2UdiGl-TH0!Qd}gFR9Pw=aN>^3=Ox`5o7?kLQYfx!c>Geo z^y>A;5~MGM=yeR{WI82m|0p!EX6hRHOjI)Z@TyyssH9P%!bypWHri4Z>mC$nAA|)v zJGn%e%@RtqfKmIPD;;+^#h3`Kt(TobXM|07BzN@ytZRd^tSLme)d<2=J8VJ6!>$7 ziz-q^)COYXb^=8C7=PJ3NIEYAVaSel1dq=2WcPTij+i#S*paia&_21u94NQzK~U@H zK@Btq1HVd3o1v={T5z$ki4Ye@;><&D4b(SD>**e7wUD+RuDpIn2j}$C0JK#?{wh$w z{~`{fI4{A)?#>RcDBTj0$l`X4lp3x!@c)RZ3HPUNsb zJ!09$TTw*t<;cDvpZgW{+0gu&1|e!Ijah z`lrXD2^AW*1^HwV$s4!f?@;fd*}{Erwr%7VC)2|@=lpKp48e4Nw+VF4&=)~IL`oN- zakg-&wTfQZvoFiP!gpZFB>a!sIA}y;@Dyfo-AZonW_*ijYC1hK|VH+aE=O4N1l%5MtDSWJpd9DXTD{2vsnXGLaoN8Xc-Olo=ZRt+ByS z#&B#<25Bj;WGRo9r@;#MFr=B{FTOEIXQetow=d740Y#n9D3e;90Zxv__l;3KTEIja zsbdcpboc!b$ zmCx9#ga`B9zjvsy7wd;BqT6(NZx?odcX|;{5}$d{AP=asSI$B%IlWropd;n7G&TG> zLmzaZ_U9WStEq`=Y$ng7WjyOaOd5u9x29tnrECr!)4$I5y0z@x^}`8e5T`mM+hFzQ zc+Bz1$0oRfLhBlLc*~NZY+6J0E({CpuI_r9F-(7x7-~1zVS4y6NY(cNw3pqJlQXwW z=e&O7s{!Gy*N_GMjwwP8n&~Ld)<{X$q(TR^op~*ILe1{yls=dScmb~IKUt|_V}Nu+ zk2Z@$xb4X@n<-u%QNOp`4GCd<+wzqzd?lBI010av^lX@JOGtVS9?(wi z+yO?c`6-2Hetz|~sXv?rVv+Z&3#(N{_zAnNav!A5F?C*Igw9UpUC~91edbm&m>nAp zk~bokEdd!1orf754;oC4UX!nRT6m-w1-7dksUu{;3FPM3i!RC%l zwFv!coRXDwWg1;==2&;9ROF?*bUPr;r(h6U7575Uqq4#7###%vL;ZS>9QRUk*4Fd8 zUc_kH8E=9tPT7Z6I74BoZr(JdqGnC#r_BItiFKJeSN_`MHyuIOi>rDQHOH9U&s+OUwtbOz$=qT3T|%_|pih%w#Rixt`G^Uk%qE3(52NJvHd9()Lu3tz`NLd7 z+ZwS5jWR>*Km&0;g`4gB#&S2h0`7#Kc);4K9H?&*!Yu;#nqsy(#eClXX}+72mmT4y z2gL(An?LRyMZcRUju*d5|CT4NSi-v)Dl%j1nw*~6#In7hKU56slvVT%DVHkR8y9d> zQ?QsNwcDs$^ZzM=+}NS3Sw&9UvL^8Z-$!%3;!85KQMjJO_paQXXu!2;{r&s5%J%)% z7Awo<+tT}Xk_lP^y^0e;3%1$FqY z@Ex;$dk4n;h?I9j^gFIq2u=^tNA=mpP;kY7{<9rSXIzphPmDHPnvL+mXSuBH92!Y; z4gmQ7Js-sn0E#~VEitEWe|Lb?5Oqs(`s-iNL&`$cpislqCF>u!k<#J(8$K;y)HHRy zIi*iWON6h0j-F)LIso^sF5dYSsBopOI| zyhUlW|7G*v_l}yUmg+zJCe#1oDZ)h~=^0LcW1>8tDSPcO0{~!vuA(;DEd*g^rR3&j lZt81l84L?_1A%aImRPJd4DN(g4nfHqBYeEC>nX{r{|78k{?7ma literal 0 HcmV?d00001 diff --git a/lab2CA.runs/synth_1/CPU9bits_tb.tcl b/lab2CA.runs/synth_1/CPU9bits_tb.tcl new file mode 100644 index 0000000..0ff5867 --- /dev/null +++ b/lab2CA.runs/synth_1/CPU9bits_tb.tcl @@ -0,0 +1,63 @@ +# +# Synthesis run script generated by Vivado +# + +set TIME_start [clock seconds] +proc create_report { reportName command } { + set status "." + append status $reportName ".fail" + if { [file exists $status] } { + eval file delete [glob $status] + } + send_msg_id runtcl-4 info "Executing : $command" + set retval [eval catch { $command } msg] + if { $retval != 0 } { + set fp [open $status w] + close $fp + send_msg_id runtcl-5 warning "$msg" + } +} +set_param synth.incrementalSynthesisCache C:/Users/willi/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-18452-WM-G75VW/incrSyn +set_msg_config -id {Synth 8-256} -limit 10000 +set_msg_config -id {Synth 8-638} -limit 10000 +create_project -in_memory -part xc7k160tifbg484-2L + +set_param project.singleFileAddWarning.threshold 0 +set_param project.compositeFile.enableAutoGeneration 0 +set_param synth.vivado.isSynthRun true +set_property webtalk.parent_dir {C:/REPOSITORIES/Educational/Western Michigan University/ECE3570-Lab/lab2CA.cache/wt} [current_project] +set_property parent.project_path {C:/REPOSITORIES/Educational/Western Michigan University/ECE3570-Lab/lab2CA.xpr} [current_project] +set_property default_lib xil_defaultlib [current_project] +set_property target_language Verilog [current_project] +set_property ip_output_repo {c:/REPOSITORIES/Educational/Western Michigan University/ECE3570-Lab/lab2CA.cache/ip} [current_project] +set_property ip_cache_permissions {read write} [current_project] +read_verilog -library xil_defaultlib { + {C:/REPOSITORIES/Educational/Western Michigan University/ECE3570-Lab/lab2CA.srcs/sources_1/new/ALU.v} + {C:/REPOSITORIES/Educational/Western Michigan University/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v} + {C:/REPOSITORIES/Educational/Western Michigan University/ECE3570-Lab/lab2CA.srcs/sources_1/new/ControlUnit.v} + {C:/REPOSITORIES/Educational/Western Michigan University/ECE3570-Lab/lab2CA.srcs/sources_1/new/FetchUnit.v} + {C:/REPOSITORIES/Educational/Western Michigan University/ECE3570-Lab/lab2CA.srcs/sources_1/new/RegFile.v} + {C:/REPOSITORIES/Educational/Western Michigan University/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v} + {C:/REPOSITORIES/Educational/Western Michigan University/ECE3570-Lab/lab2CA.srcs/sources_1/new/instructionMemory.v} + {C:/REPOSITORIES/Educational/Western Michigan University/ECE3570-Lab/lab2CA.srcs/sources_1/new/CPU9bits.v} +} +# Mark all dcp files as not used in implementation to prevent them from being +# stitched into the results of this synthesis run. Any black boxes in the +# design are intentionally left as such for best results. Dcp files will be +# stitched into the design at a later time, either when this synthesis run is +# opened, or when it is stitched into a dependent implementation run. +foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { + set_property used_in_implementation false $dcp +} +set_param ips.enableIPCacheLiteLoad 1 +close [open __synthesis_is_running__ w] + +synth_design -top CPU9bits -part xc7k160tifbg484-2L + + +# disable binary constraint mode for synth run checkpoints +set_param constraints.enableBinaryConstraints false +write_checkpoint -force -noxdef CPU9bits.dcp +create_report "synth_1_synth_report_utilization_0" "report_utilization -file CPU9bits_utilization_synth.rpt -pb CPU9bits_utilization_synth.pb" +file delete __synthesis_is_running__ +close [open __synthesis_is_complete__ w] diff --git a/lab2CA.runs/synth_1/CPU9bits_tb.vds b/lab2CA.runs/synth_1/CPU9bits_tb.vds new file mode 100644 index 0000000..db1748c --- /dev/null +++ b/lab2CA.runs/synth_1/CPU9bits_tb.vds @@ -0,0 +1,951 @@ +#----------------------------------------------------------- +# Vivado v2018.3 (64-bit) +# SW Build 2405991 on Thu Dec 6 23:38:27 MST 2018 +# IP Build 2404404 on Fri Dec 7 01:43:56 MST 2018 +# Start of session at: Sun Mar 24 18:28:31 2019 +# Process ID: 5228 +# Current directory: C:/Users/ecelab/ECE3570-Lab/lab2CA.runs/synth_1 +# Command line: vivado.exe -log CPU9bits_tb.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU9bits_tb.tcl +# Log file: C:/Users/ecelab/ECE3570-Lab/lab2CA.runs/synth_1/CPU9bits_tb.vds +# Journal file: C:/Users/ecelab/ECE3570-Lab/lab2CA.runs/synth_1\vivado.jou +#----------------------------------------------------------- +source CPU9bits_tb.tcl -notrace +Command: synth_design -top CPU9bits_tb -part xc7k160tifbg484-2L +Starting synth_design +Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160ti' +INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160ti' +INFO: Launching helper process for spawning children vivado processes +INFO: Helper process launched with PID 14244 +WARNING: [Synth 8-1958] event expressions must result in a singular type [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:85] +--------------------------------------------------------------------------------- +Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 372.199 ; gain = 114.445 +--------------------------------------------------------------------------------- +INFO: [Synth 8-6157] synthesizing module 'CPU9bits_tb' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/CPU9bits.v:172] +WARNING: [Synth 8-85] always block has no event control specified [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/CPU9bits.v:179] +INFO: [Synth 8-6157] synthesizing module 'CPU9bits' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/CPU9bits.v:3] +INFO: [Synth 8-6157] synthesizing module 'instructionMemory' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/instructionMemory.v:3] +INFO: [Synth 8-6155] done synthesizing module 'instructionMemory' (1#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/instructionMemory.v:3] +INFO: [Synth 8-6157] synthesizing module 'dataMemory' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:3] +WARNING: [Synth 8-567] referenced signal 'writeEnable' should be on the sensitivity list [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:85] +WARNING: [Synth 8-567] referenced signal 'writeData' should be on the sensitivity list [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:85] +INFO: [Synth 8-6155] done synthesizing module 'dataMemory' (2#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:3] +INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/RegFile.v:3] +INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:261] +INFO: [Synth 8-226] default block is never used [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:268] +INFO: [Synth 8-6155] done synthesizing module 'decoder' (3#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:261] +INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:777] +INFO: [Synth 8-6155] done synthesizing module 'register' (4#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:777] +INFO: [Synth 8-6157] synthesizing module 'mux_4_1' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:407] +INFO: [Synth 8-226] default block is never used [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:412] +INFO: [Synth 8-6155] done synthesizing module 'mux_4_1' (5#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:407] +INFO: [Synth 8-6155] done synthesizing module 'RegFile' (6#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/RegFile.v:3] +INFO: [Synth 8-6157] synthesizing module 'FetchUnit' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/FetchUnit.v:3] +INFO: [Synth 8-6157] synthesizing module 'add_9bit' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:56] +INFO: [Synth 8-6157] synthesizing module 'add_1bit' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:3] +INFO: [Synth 8-6155] done synthesizing module 'add_1bit' (7#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:3] +INFO: [Synth 8-6155] done synthesizing module 'add_9bit' (8#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:56] +INFO: [Synth 8-6157] synthesizing module 'mux_2_1' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:336] +INFO: [Synth 8-226] default block is never used [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:342] +INFO: [Synth 8-6155] done synthesizing module 'mux_2_1' (9#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:336] +INFO: [Synth 8-6155] done synthesizing module 'FetchUnit' (10#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/FetchUnit.v:3] +INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/ALU.v:3] +INFO: [Synth 8-6157] synthesizing module 'sub_9bit' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:1311] +INFO: [Synth 8-6157] synthesizing module 'twos_compliment_9bit' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:1376] +INFO: [Synth 8-6157] synthesizing module 'not_9bit' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:687] +INFO: [Synth 8-6155] done synthesizing module 'not_9bit' (11#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:687] +INFO: [Synth 8-6155] done synthesizing module 'twos_compliment_9bit' (12#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:1376] +INFO: [Synth 8-6155] done synthesizing module 'sub_9bit' (13#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:1311] +INFO: [Synth 8-6157] synthesizing module 'or_9bit' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:724] +INFO: [Synth 8-6155] done synthesizing module 'or_9bit' (14#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:724] +INFO: [Synth 8-6157] synthesizing module 'nor_9bit' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:643] +INFO: [Synth 8-6155] done synthesizing module 'nor_9bit' (15#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:643] +INFO: [Synth 8-6157] synthesizing module 'and_9bit' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:175] +INFO: [Synth 8-6155] done synthesizing module 'and_9bit' (16#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:175] +INFO: [Synth 8-6157] synthesizing module 'shift_left' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:853] +INFO: [Synth 8-6155] done synthesizing module 'shift_left' (17#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:853] +INFO: [Synth 8-6157] synthesizing module 'shift_right_logical' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:890] +INFO: [Synth 8-6155] done synthesizing module 'shift_right_logical' (18#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:890] +INFO: [Synth 8-6157] synthesizing module 'shift_right_arithmetic' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:927] +INFO: [Synth 8-6155] done synthesizing module 'shift_right_arithmetic' (19#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:927] +INFO: [Synth 8-6157] synthesizing module 'less_than' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:320] +INFO: [Synth 8-6155] done synthesizing module 'less_than' (20#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:320] +INFO: [Synth 8-6157] synthesizing module 'BEQ' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:1425] +INFO: [Synth 8-6155] done synthesizing module 'BEQ' (21#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:1425] +INFO: [Synth 8-6157] synthesizing module 'mux_16_1' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:535] +INFO: [Synth 8-226] default block is never used [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:541] +INFO: [Synth 8-6155] done synthesizing module 'mux_16_1' (22#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:535] +WARNING: [Synth 8-3848] Net result_M in module/entity ALU does not have driver. [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/ALU.v:11] +WARNING: [Synth 8-3848] Net result_N in module/entity ALU does not have driver. [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/ALU.v:11] +WARNING: [Synth 8-3848] Net result_O in module/entity ALU does not have driver. [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/ALU.v:11] +WARNING: [Synth 8-3848] Net result_P in module/entity ALU does not have driver. [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/ALU.v:11] +INFO: [Synth 8-6155] done synthesizing module 'ALU' (23#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/ALU.v:3] +INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/ControlUnit.v:3] +INFO: [Synth 8-226] default block is never used [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/ControlUnit.v:17] +INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (24#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/ControlUnit.v:3] +INFO: [Synth 8-6157] synthesizing module 'sign_extend_3bit' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:996] +INFO: [Synth 8-6155] done synthesizing module 'sign_extend_3bit' (25#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:996] +INFO: [Synth 8-6157] synthesizing module 'bit1_mux_2_1' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:350] +INFO: [Synth 8-226] default block is never used [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:356] +INFO: [Synth 8-6155] done synthesizing module 'bit1_mux_2_1' (26#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/BasicModules.v:350] +INFO: [Synth 8-6155] done synthesizing module 'CPU9bits' (27#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/CPU9bits.v:3] +INFO: [Synth 8-6155] done synthesizing module 'CPU9bits_tb' (28#1) [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/CPU9bits.v:172] +WARNING: [Synth 8-3331] design shift_right_arithmetic has unconnected port A[0] +WARNING: [Synth 8-3331] design shift_right_logical has unconnected port A[0] +WARNING: [Synth 8-3331] design shift_left has unconnected port A[8] +--------------------------------------------------------------------------------- +Finished Synthesize : Time (s): cpu = 00:01:51 ; elapsed = 00:01:54 . Memory (MB): peak = 2338.125 ; gain = 2080.371 +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Finished Constraint Validation : Time (s): cpu = 00:02:04 ; elapsed = 00:02:09 . Memory (MB): peak = 2338.125 ; gain = 2080.371 +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Start Loading Part and Timing Information +--------------------------------------------------------------------------------- +Loading part: xc7k160tifbg484-2L +--------------------------------------------------------------------------------- +Finished Loading Part and Timing Information : Time (s): cpu = 00:02:04 ; elapsed = 00:02:09 . Memory (MB): peak = 2338.125 ; gain = 2080.371 +--------------------------------------------------------------------------------- +INFO: [Device 21-403] Loading part xc7k160tifbg484-2L +INFO: [Synth 8-5544] ROM "memory" won't be mapped to Block RAM because address size (3) smaller than threshold (5) +INFO: [Synth 8-5546] ROM "memory_reg[511]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[510]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[509]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[508]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[507]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[506]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[505]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[504]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[503]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[502]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[501]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[500]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[499]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[498]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[497]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[496]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[495]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[494]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[493]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[492]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[491]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[490]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[489]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[488]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[487]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[486]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[485]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[484]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[483]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[482]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[481]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[480]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[479]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[478]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[477]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[476]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[475]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[474]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[473]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[472]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[471]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[470]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[469]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[468]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[467]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[466]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[465]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[464]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[463]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[462]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[461]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[460]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[459]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[458]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[457]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[456]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[455]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[454]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[453]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[452]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[451]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[450]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[449]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[448]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[447]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[446]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[445]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[444]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[443]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[442]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[441]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[440]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[439]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[438]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[437]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[436]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[435]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[434]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[433]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[432]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[431]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[430]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[429]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[428]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[427]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[426]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[425]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[424]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[423]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[422]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[421]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[420]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[419]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[418]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[417]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[416]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[415]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[414]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[413]" won't be mapped to RAM because it is too sparse +INFO: [Synth 8-5546] ROM "memory_reg[412]" won't be mapped to RAM because it is too sparse +INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. +WARNING: [Synth 8-327] inferring latch for variable 'readData_reg' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/instructionMemory.v:202] +WARNING: [Synth 8-327] inferring latch for variable 'readData_reg' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[511]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[510]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[509]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[508]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[507]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[506]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[505]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[504]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[503]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[502]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[501]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[500]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[499]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[498]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[497]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[496]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[495]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[494]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[493]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[492]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[491]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[490]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[489]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[488]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[487]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[486]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[485]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[484]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[483]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[482]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[481]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[480]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[479]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[478]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[477]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[476]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[475]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[474]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[473]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[472]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[471]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[470]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[469]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[468]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[467]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[466]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[465]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[464]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[463]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[462]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[461]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[460]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[459]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[458]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[457]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[456]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[455]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[454]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[453]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[452]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[451]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[450]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[449]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[448]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[447]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[446]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[445]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[444]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[443]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[442]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[441]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[440]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[439]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[438]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[437]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[436]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[435]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[434]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[433]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[432]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[431]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[430]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[429]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[428]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[427]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[426]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[425]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[424]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[423]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[422]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[421]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[420]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[419]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[418]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[417]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[416]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[415]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[414]' [C:/Users/ecelab/ECE3570-Lab/lab2CA.srcs/sources_1/new/dataMemory.v:87] +INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. +--------------------------------------------------------------------------------- +Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:25 ; elapsed = 00:04:33 . Memory (MB): peak = 2906.012 ; gain = 2648.258 +--------------------------------------------------------------------------------- +INFO: [Synth 8-223] decloning instance 'CPU9bits0/SE1' (sign_extend_3bit) to 'CPU9bits0/SE3' + +Report RTL Partitions: ++------+----------------+------------+----------+ +| |RTL Partition |Replication |Instances | ++------+----------------+------------+----------+ +|1 |dataMemory__GB0 | 1| 2378380| +|2 |CPU9bits__GC0 | 1| 1169| ++------+----------------+------------+----------+ +No constraint files found. +--------------------------------------------------------------------------------- +Start RTL Component Statistics +--------------------------------------------------------------------------------- +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 162 ++---Registers : + 9 Bit Registers := 9 ++---Muxes : + 2 Input 9 Bit Muxes := 520 + 8 Input 9 Bit Muxes := 1 + 4 Input 9 Bit Muxes := 4 + 2 Input 4 Bit Muxes := 2 + 4 Input 4 Bit Muxes := 2 + 16 Input 4 Bit Muxes := 1 + 2 Input 3 Bit Muxes := 2 + 16 Input 3 Bit Muxes := 1 + 16 Input 2 Bit Muxes := 1 + 2 Input 1 Bit Muxes := 513 + 16 Input 1 Bit Muxes := 8 +--------------------------------------------------------------------------------- +Finished RTL Component Statistics +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Start RTL Hierarchical Component Statistics +--------------------------------------------------------------------------------- +Hierarchical RTL Component report +Module dataMemory +Detailed RTL Component Info : ++---Muxes : + 2 Input 9 Bit Muxes := 512 + 2 Input 1 Bit Muxes := 512 +Module instructionMemory +Detailed RTL Component Info : ++---Muxes : + 8 Input 9 Bit Muxes := 1 +Module decoder__1 +Detailed RTL Component Info : ++---Muxes : + 2 Input 4 Bit Muxes := 1 + 4 Input 4 Bit Muxes := 1 +Module register__8 +Detailed RTL Component Info : ++---Registers : + 9 Bit Registers := 1 +Module register__7 +Detailed RTL Component Info : ++---Registers : + 9 Bit Registers := 1 +Module register__6 +Detailed RTL Component Info : ++---Registers : + 9 Bit Registers := 1 +Module register__5 +Detailed RTL Component Info : ++---Registers : + 9 Bit Registers := 1 +Module mux_4_1__3 +Detailed RTL Component Info : ++---Muxes : + 4 Input 9 Bit Muxes := 1 +Module mux_4_1__2 +Detailed RTL Component Info : ++---Muxes : + 4 Input 9 Bit Muxes := 1 +Module decoder +Detailed RTL Component Info : ++---Muxes : + 2 Input 4 Bit Muxes := 1 + 4 Input 4 Bit Muxes := 1 +Module register__2 +Detailed RTL Component Info : ++---Registers : + 9 Bit Registers := 1 +Module register__3 +Detailed RTL Component Info : ++---Registers : + 9 Bit Registers := 1 +Module register__4 +Detailed RTL Component Info : ++---Registers : + 9 Bit Registers := 1 +Module register +Detailed RTL Component Info : ++---Registers : + 9 Bit Registers := 1 +Module mux_4_1__1 +Detailed RTL Component Info : ++---Muxes : + 4 Input 9 Bit Muxes := 1 +Module mux_4_1 +Detailed RTL Component Info : ++---Muxes : + 4 Input 9 Bit Muxes := 1 +Module register__1 +Detailed RTL Component Info : ++---Registers : + 9 Bit Registers := 1 +Module add_1bit__44 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__43 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__42 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__41 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__40 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__39 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__38 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__37 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__36 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module mux_2_1__1 +Detailed RTL Component Info : ++---Muxes : + 2 Input 9 Bit Muxes := 1 +Module add_1bit__35 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__34 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__33 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__32 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__31 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__30 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__29 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__28 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__27 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__62 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__61 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__60 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__59 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__58 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__57 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__56 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__55 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__54 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__26 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__25 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__24 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__23 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__22 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__21 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__20 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__19 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__18 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__80 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__79 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__78 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__77 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__76 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__75 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__74 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__73 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__72 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__71 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__70 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__69 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__68 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__67 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__66 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__65 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__64 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__63 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module ControlUnit +Detailed RTL Component Info : ++---Muxes : + 16 Input 4 Bit Muxes := 1 + 2 Input 3 Bit Muxes := 2 + 16 Input 3 Bit Muxes := 1 + 16 Input 2 Bit Muxes := 1 + 16 Input 1 Bit Muxes := 8 +Module add_1bit__53 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__52 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__51 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__50 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__49 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__48 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__47 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__46 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__45 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module mux_2_1__2 +Detailed RTL Component Info : ++---Muxes : + 2 Input 9 Bit Muxes := 1 +Module add_1bit__17 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__16 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__15 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__14 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__13 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__12 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__11 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__10 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__9 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module mux_2_1__3 +Detailed RTL Component Info : ++---Muxes : + 2 Input 9 Bit Muxes := 1 +Module mux_2_1__4 +Detailed RTL Component Info : ++---Muxes : + 2 Input 9 Bit Muxes := 1 +Module bit1_mux_2_1 +Detailed RTL Component Info : ++---Muxes : + 2 Input 1 Bit Muxes := 1 +Module add_1bit__1 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__2 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__3 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__4 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__5 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__6 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__7 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit__8 +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module add_1bit +Detailed RTL Component Info : ++---XORs : + 2 Input 1 Bit XORs := 2 +Module mux_2_1__5 +Detailed RTL Component Info : ++---Muxes : + 2 Input 9 Bit Muxes := 1 +Module mux_2_1__6 +Detailed RTL Component Info : ++---Muxes : + 2 Input 9 Bit Muxes := 1 +Module mux_2_1__7 +Detailed RTL Component Info : ++---Muxes : + 2 Input 9 Bit Muxes := 1 +Module mux_2_1 +Detailed RTL Component Info : ++---Muxes : + 2 Input 9 Bit Muxes := 1 +--------------------------------------------------------------------------------- +Finished RTL Hierarchical Component Statistics +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Start Part Resource Summary +--------------------------------------------------------------------------------- +Part Resources: +DSPs: 600 (col length:100) +BRAMs: 650 (col length: RAMB18 100 RAMB36 50) +--------------------------------------------------------------------------------- +Finished Part Resource Summary +--------------------------------------------------------------------------------- +No constraint files found. +--------------------------------------------------------------------------------- +Start Cross Boundary and Area Optimization +--------------------------------------------------------------------------------- +Warning: Parallel synthesis criteria is not met +INFO: [Synth 8-3886] merging instance 'CPU9bits0i_1/iM/readData_reg[0]' (LD) to 'CPU9bits0i_1/iM/readData_reg[2]' +INFO: [Synth 8-3886] merging instance 'CPU9bits0i_1/iM/readData_reg[8]' (LD) to 'CPU9bits0i_1/iM/readData_reg[6]' +INFO: [Synth 8-3886] merging instance 'CPU9bits0i_1/iM/readData_reg[2]' (LD) to 'CPU9bits0i_1/iM/readData_reg[4]' +INFO: [Synth 8-3333] propagating constant 0 across sequential element (\iM/readData_reg[4] ) +--------------------------------------------------------------------------------- +Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:09:23 ; elapsed = 00:09:37 . Memory (MB): peak = 3340.348 ; gain = 3082.594 +--------------------------------------------------------------------------------- + +Report RTL Partitions: ++-+--------------+------------+----------+ +| |RTL Partition |Replication |Instances | ++-+--------------+------------+----------+ ++-+--------------+------------+----------+ +No constraint files found. +--------------------------------------------------------------------------------- +Start Timing Optimization +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Finished Timing Optimization : Time (s): cpu = 00:09:23 ; elapsed = 00:09:37 . Memory (MB): peak = 3340.348 ; gain = 3082.594 +--------------------------------------------------------------------------------- + +Report RTL Partitions: ++-+--------------+------------+----------+ +| |RTL Partition |Replication |Instances | ++-+--------------+------------+----------+ ++-+--------------+------------+----------+ +--------------------------------------------------------------------------------- +Start Technology Mapping +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Finished Technology Mapping : Time (s): cpu = 00:09:23 ; elapsed = 00:09:37 . Memory (MB): peak = 3340.348 ; gain = 3082.594 +--------------------------------------------------------------------------------- + +Report RTL Partitions: ++-+--------------+------------+----------+ +| |RTL Partition |Replication |Instances | ++-+--------------+------------+----------+ ++-+--------------+------------+----------+ +--------------------------------------------------------------------------------- +Start IO Insertion +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Start Flattening Before IO Insertion +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Finished Flattening Before IO Insertion +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Start Final Netlist Cleanup +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Finished Final Netlist Cleanup +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Finished IO Insertion : Time (s): cpu = 00:09:24 ; elapsed = 00:09:38 . Memory (MB): peak = 3340.348 ; gain = 3082.594 +--------------------------------------------------------------------------------- + +Report Check Netlist: ++------+------------------+-------+---------+-------+------------------+ +| |Item |Errors |Warnings |Status |Description | ++------+------------------+-------+---------+-------+------------------+ +|1 |multi_driven_nets | 0| 0|Passed |Multi driven nets | ++------+------------------+-------+---------+-------+------------------+ +--------------------------------------------------------------------------------- +Start Renaming Generated Instances +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Finished Renaming Generated Instances : Time (s): cpu = 00:09:24 ; elapsed = 00:09:38 . Memory (MB): peak = 3340.348 ; gain = 3082.594 +--------------------------------------------------------------------------------- + +Report RTL Partitions: ++-+--------------+------------+----------+ +| |RTL Partition |Replication |Instances | ++-+--------------+------------+----------+ ++-+--------------+------------+----------+ +--------------------------------------------------------------------------------- +Start Rebuilding User Hierarchy +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:24 ; elapsed = 00:09:38 . Memory (MB): peak = 3340.348 ; gain = 3082.594 +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Start Renaming Generated Ports +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Finished Renaming Generated Ports : Time (s): cpu = 00:09:24 ; elapsed = 00:09:38 . Memory (MB): peak = 3340.348 ; gain = 3082.594 +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Start Handling Custom Attributes +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Finished Handling Custom Attributes : Time (s): cpu = 00:09:24 ; elapsed = 00:09:38 . Memory (MB): peak = 3340.348 ; gain = 3082.594 +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Start Renaming Generated Nets +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Finished Renaming Generated Nets : Time (s): cpu = 00:09:24 ; elapsed = 00:09:38 . Memory (MB): peak = 3340.348 ; gain = 3082.594 +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +Start Writing Synthesis Report +--------------------------------------------------------------------------------- + +Report BlackBoxes: ++-+--------------+----------+ +| |BlackBox name |Instances | ++-+--------------+----------+ ++-+--------------+----------+ + +Report Cell Usage: ++-+-----+------+ +| |Cell |Count | ++-+-----+------+ ++-+-----+------+ + +Report Instance Areas: ++------+---------+-------+------+ +| |Instance |Module |Cells | ++------+---------+-------+------+ +|1 |top | | 0| ++------+---------+-------+------+ +--------------------------------------------------------------------------------- +Finished Writing Synthesis Report : Time (s): cpu = 00:09:24 ; elapsed = 00:09:38 . Memory (MB): peak = 3340.348 ; gain = 3082.594 +--------------------------------------------------------------------------------- +Synthesis finished with 0 errors, 0 critical warnings and 526 warnings. +Synthesis Optimization Runtime : Time (s): cpu = 00:09:24 ; elapsed = 00:09:38 . Memory (MB): peak = 3340.348 ; gain = 3082.594 +Synthesis Optimization Complete : Time (s): cpu = 00:09:24 ; elapsed = 00:09:38 . Memory (MB): peak = 3340.348 ; gain = 3082.594 +INFO: [Project 1-571] Translating synthesized netlist +INFO: [Project 1-570] Preparing netlist for logic optimization +INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.348 ; gain = 0.000 +INFO: [Project 1-111] Unisim Transformation Summary: +No Unisim elements were transformed. + +INFO: [Common 17-83] Releasing license: Synthesis +177 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered. +synth_design completed successfully +synth_design: Time (s): cpu = 00:09:36 ; elapsed = 00:10:01 . Memory (MB): peak = 3340.348 ; gain = 3090.086 +Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3340.348 ; gain = 0.000 +WARNING: [Constraints 18-5210] No constraints selected for write. +Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened. +INFO: [Common 17-1381] The checkpoint 'C:/Users/ecelab/ECE3570-Lab/lab2CA.runs/synth_1/CPU9bits_tb.dcp' has been generated. +INFO: [runtcl-4] Executing : report_utilization -file CPU9bits_tb_utilization_synth.rpt -pb CPU9bits_tb_utilization_synth.pb +INFO: [Common 17-206] Exiting Vivado at Sun Mar 24 18:38:37 2019... diff --git a/lab2CA.runs/synth_1/CPU9bits_tb_utilization_synth.pb b/lab2CA.runs/synth_1/CPU9bits_tb_utilization_synth.pb new file mode 100644 index 0000000000000000000000000000000000000000..68f663d6bda6846e0208636804717499e21166c4 GIT binary patch literal 289 zcmd;LGcqu=&@-OItPxzAo10ivsgR$hP+F3ilUbEml9`_e;%28-Dioy_=a&{Grxxp- zdG}b4ZZS zSv!!xTzeql_!LAkymbMQdtHHqW2+m8-Rlh^?*hpNhowFs_9q`H_mBuzqj+b3UtfPe a9Vo}c(a+D-XKf%z$zLGZV1G0S#0CI9szfpX literal 0 HcmV?d00001 diff --git a/lab2CA.runs/synth_1/CPU9bits_tb_utilization_synth.rpt b/lab2CA.runs/synth_1/CPU9bits_tb_utilization_synth.rpt new file mode 100644 index 0000000..eb83468 --- /dev/null +++ b/lab2CA.runs/synth_1/CPU9bits_tb_utilization_synth.rpt @@ -0,0 +1,183 @@ +Copyright 1986-2018 Xilinx, Inc. All Rights Reserved. +----------------------------------------------------------------------------------------------------------- +| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec 6 23:38:27 MST 2018 +| Date : Sun Mar 24 16:58:30 2019 +| Host : WM-G75VW running 64-bit major release (build 9200) +| Command : report_utilization -file CPU9bits_utilization_synth.rpt -pb CPU9bits_utilization_synth.pb +| Design : CPU9bits +| Device : 7k160tifbg484-2L +| Design State : Synthesized +----------------------------------------------------------------------------------------------------------- + +Utilization Design Information + +Table of Contents +----------------- +1. Slice Logic +1.1 Summary of Registers by Type +2. Memory +3. DSP +4. IO and GT Specific +5. Clocking +6. Specific Feature +7. Primitives +8. Black Boxes +9. Instantiated Netlists + +1. Slice Logic +-------------- + ++-------------------------+------+-------+-----------+-------+ +| Site Type | Used | Fixed | Available | Util% | ++-------------------------+------+-------+-----------+-------+ +| Slice LUTs* | 578 | 0 | 101400 | 0.57 | +| LUT as Logic | 578 | 0 | 101400 | 0.57 | +| LUT as Memory | 0 | 0 | 35000 | 0.00 | +| Slice Registers | 235 | 0 | 202800 | 0.12 | +| Register as Flip Flop | 81 | 0 | 202800 | 0.04 | +| Register as Latch | 154 | 0 | 202800 | 0.08 | +| F7 Muxes | 6 | 0 | 50700 | 0.01 | +| F8 Muxes | 0 | 0 | 25350 | 0.00 | ++-------------------------+------+-------+-----------+-------+ +* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count. + + +1.1 Summary of Registers by Type +-------------------------------- + ++-------+--------------+-------------+--------------+ +| Total | Clock Enable | Synchronous | Asynchronous | ++-------+--------------+-------------+--------------+ +| 0 | _ | - | - | +| 0 | _ | - | Set | +| 0 | _ | - | Reset | +| 0 | _ | Set | - | +| 0 | _ | Reset | - | +| 0 | Yes | - | - | +| 0 | Yes | - | Set | +| 154 | Yes | - | Reset | +| 0 | Yes | Set | - | +| 81 | Yes | Reset | - | ++-------+--------------+-------------+--------------+ + + +2. Memory +--------- + ++----------------+------+-------+-----------+-------+ +| Site Type | Used | Fixed | Available | Util% | ++----------------+------+-------+-----------+-------+ +| Block RAM Tile | 0 | 0 | 325 | 0.00 | +| RAMB36/FIFO* | 0 | 0 | 325 | 0.00 | +| RAMB18 | 0 | 0 | 650 | 0.00 | ++----------------+------+-------+-----------+-------+ +* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1 + + +3. DSP +------ + ++-----------+------+-------+-----------+-------+ +| Site Type | Used | Fixed | Available | Util% | ++-----------+------+-------+-----------+-------+ +| DSPs | 0 | 0 | 600 | 0.00 | ++-----------+------+-------+-----------+-------+ + + +4. IO and GT Specific +--------------------- + ++-----------------------------+------+-------+-----------+-------+ +| Site Type | Used | Fixed | Available | Util% | ++-----------------------------+------+-------+-----------+-------+ +| Bonded IOB | 3 | 0 | 285 | 1.05 | +| Bonded IPADs | 0 | 0 | 14 | 0.00 | +| Bonded OPADs | 0 | 0 | 8 | 0.00 | +| PHY_CONTROL | 0 | 0 | 8 | 0.00 | +| PHASER_REF | 0 | 0 | 8 | 0.00 | +| OUT_FIFO | 0 | 0 | 32 | 0.00 | +| IN_FIFO | 0 | 0 | 32 | 0.00 | +| IDELAYCTRL | 0 | 0 | 8 | 0.00 | +| IBUFDS | 0 | 0 | 275 | 0.00 | +| GTXE2_COMMON | 0 | 0 | 1 | 0.00 | +| GTXE2_CHANNEL | 0 | 0 | 4 | 0.00 | +| PHASER_OUT/PHASER_OUT_PHY | 0 | 0 | 32 | 0.00 | +| PHASER_IN/PHASER_IN_PHY | 0 | 0 | 32 | 0.00 | +| IDELAYE2/IDELAYE2_FINEDELAY | 0 | 0 | 400 | 0.00 | +| ODELAYE2/ODELAYE2_FINEDELAY | 0 | 0 | 150 | 0.00 | +| IBUFDS_GTE2 | 0 | 0 | 2 | 0.00 | +| ILOGIC | 0 | 0 | 285 | 0.00 | +| OLOGIC | 0 | 0 | 285 | 0.00 | ++-----------------------------+------+-------+-----------+-------+ + + +5. Clocking +----------- + ++------------+------+-------+-----------+-------+ +| Site Type | Used | Fixed | Available | Util% | ++------------+------+-------+-----------+-------+ +| BUFGCTRL | 2 | 0 | 32 | 6.25 | +| BUFIO | 0 | 0 | 32 | 0.00 | +| MMCME2_ADV | 0 | 0 | 8 | 0.00 | +| PLLE2_ADV | 0 | 0 | 8 | 0.00 | +| BUFMRCE | 0 | 0 | 16 | 0.00 | +| BUFHCE | 0 | 0 | 120 | 0.00 | +| BUFR | 0 | 0 | 32 | 0.00 | ++------------+------+-------+-----------+-------+ + + +6. Specific Feature +------------------- + ++-------------+------+-------+-----------+-------+ +| Site Type | Used | Fixed | Available | Util% | ++-------------+------+-------+-----------+-------+ +| BSCANE2 | 0 | 0 | 4 | 0.00 | +| CAPTUREE2 | 0 | 0 | 1 | 0.00 | +| DNA_PORT | 0 | 0 | 1 | 0.00 | +| EFUSE_USR | 0 | 0 | 1 | 0.00 | +| FRAME_ECCE2 | 0 | 0 | 1 | 0.00 | +| ICAPE2 | 0 | 0 | 2 | 0.00 | +| PCIE_2_1 | 0 | 0 | 1 | 0.00 | +| STARTUPE2 | 0 | 0 | 1 | 0.00 | +| XADC | 0 | 0 | 1 | 0.00 | ++-------------+------+-------+-----------+-------+ + + +7. Primitives +------------- + ++----------+------+---------------------+ +| Ref Name | Used | Functional Category | ++----------+------+---------------------+ +| LUT6 | 439 | LUT | +| LDCE | 154 | Flop & Latch | +| FDRE | 81 | Flop & Latch | +| LUT5 | 69 | LUT | +| LUT4 | 51 | LUT | +| LUT3 | 50 | LUT | +| LUT2 | 45 | LUT | +| MUXF7 | 6 | MuxFx | +| IBUF | 2 | IO | +| BUFG | 2 | Clock | +| OBUF | 1 | IO | ++----------+------+---------------------+ + + +8. Black Boxes +-------------- + ++----------+------+ +| Ref Name | Used | ++----------+------+ + + +9. Instantiated Netlists +------------------------ + ++----------+------+ +| Ref Name | Used | ++----------+------+ + + diff --git a/lab2CA.runs/synth_1/htr.txt b/lab2CA.runs/synth_1/htr.txt index 641d4cb..b59ff1f 100644 --- a/lab2CA.runs/synth_1/htr.txt +++ b/lab2CA.runs/synth_1/htr.txt @@ -6,4 +6,4 @@ REM to be invoked for Vivado to track run status. REM Copyright 1986-2018 Xilinx, Inc. All Rights Reserved. REM -vivado -log CPU9bits.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU9bits.tcl +vivado -log CPU9bits_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU9bits_tb.tcl diff --git a/lab2CA.sim/sim_1/behav/xsim/CPU9bits_tb.tcl b/lab2CA.sim/sim_1/behav/xsim/CPU9bits_tb.tcl index 1094e45..8243a08 100644 --- a/lab2CA.sim/sim_1/behav/xsim/CPU9bits_tb.tcl +++ b/lab2CA.sim/sim_1/behav/xsim/CPU9bits_tb.tcl @@ -8,4 +8,4 @@ if { [string length $curr_wave] == 0 } { } } -run 1000ns +run 100000ns diff --git a/lab2CA.sim/sim_1/behav/xsim/webtalk_11344.backup.jou b/lab2CA.sim/sim_1/behav/xsim/webtalk_11344.backup.jou new file mode 100644 index 0000000..1dd23b5 --- /dev/null +++ b/lab2CA.sim/sim_1/behav/xsim/webtalk_11344.backup.jou @@ -0,0 +1,12 @@ +#----------------------------------------------------------- +# Webtalk v2018.3 (64-bit) +# SW Build 2405991 on Thu Dec 6 23:38:27 MST 2018 +# IP Build 2404404 on Fri Dec 7 01:43:56 MST 2018 +# Start of session at: Sun Mar 24 17:25:06 2019 +# Process ID: 11344 +# Current directory: C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim +# Command line: wbtcv.exe -mode batch -source C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/instructionMemory_tb_behav/webtalk/xsim_webtalk.tcl -notrace +# Log file: C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/webtalk.log +# Journal file: C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim\webtalk.jou +#----------------------------------------------------------- +source C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/instructionMemory_tb_behav/webtalk/xsim_webtalk.tcl -notrace diff --git a/lab2CA.sim/sim_1/behav/xsim/webtalk_12056.backup.jou b/lab2CA.sim/sim_1/behav/xsim/webtalk_12056.backup.jou new file mode 100644 index 0000000..1b4851e --- /dev/null +++ b/lab2CA.sim/sim_1/behav/xsim/webtalk_12056.backup.jou @@ -0,0 +1,12 @@ +#----------------------------------------------------------- +# Webtalk v2018.3 (64-bit) +# SW Build 2405991 on Thu Dec 6 23:38:27 MST 2018 +# IP Build 2404404 on Fri Dec 7 01:43:56 MST 2018 +# Start of session at: Sun Mar 24 17:34:31 2019 +# Process ID: 12056 +# Current directory: C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim +# Command line: wbtcv.exe -mode batch -source C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/dataMemory_tb_behav/webtalk/xsim_webtalk.tcl -notrace +# Log file: C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/webtalk.log +# Journal file: C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim\webtalk.jou +#----------------------------------------------------------- +source C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/dataMemory_tb_behav/webtalk/xsim_webtalk.tcl -notrace diff --git a/lab2CA.sim/sim_1/behav/xsim/webtalk_13536.backup.jou b/lab2CA.sim/sim_1/behav/xsim/webtalk_13536.backup.jou new file mode 100644 index 0000000..c58850d --- /dev/null +++ b/lab2CA.sim/sim_1/behav/xsim/webtalk_13536.backup.jou @@ -0,0 +1,12 @@ +#----------------------------------------------------------- +# Webtalk v2018.3 (64-bit) +# SW Build 2405991 on Thu Dec 6 23:38:27 MST 2018 +# IP Build 2404404 on Fri Dec 7 01:43:56 MST 2018 +# Start of session at: Sun Mar 24 17:24:25 2019 +# Process ID: 13536 +# Current directory: C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim +# Command line: wbtcv.exe -mode batch -source C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/instructionMemory_tb_behav/webtalk/xsim_webtalk.tcl -notrace +# Log file: C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/webtalk.log +# Journal file: C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim\webtalk.jou +#----------------------------------------------------------- +source C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/instructionMemory_tb_behav/webtalk/xsim_webtalk.tcl -notrace diff --git a/lab2CA.sim/sim_1/behav/xsim/xelab.pb b/lab2CA.sim/sim_1/behav/xsim/xelab.pb index 2d750dd88f56610b136d6dc561637425a8e4a349..175ab9378d8334a5b87ce9004cf48bab7b237e57 100644 GIT binary patch delta 12 TcmX?VHdkrGAEwPJyo!7PBjf~p literal 6981 zcmds6-EJc_6yBs&D-1$G3v?;Fk`Y_FDoy4$%}lSh&2}ZE7TEp(+MAJQ#!0+P>|lG6 z^pZE=k~iQbxZss|13XEZPA4rm3To9}O*}I>-#Onow$JAQ6s&9rxFJAgd40*X%&qqX z>81&ijN8vaSp)`@Z7eDNEuwt8*S99!(ThnK6S6!#-_>D&AQEz#; z{9EZ!r3`)nOCz{E(kXb^WW94v+8qfk-`lBLzVB~C+cd3eW*z=S5<-XD@EaP{;9ioz z8zrgc>Ow zaMbJJ*ccGHMw4e>Ci(h_j2az){LE z>5cx}>nc-%qMqn537g-a`5}=akYNzw4(b=I*K#iuAGMQExtFju%pzqRNnFcDvt*A` z?Ye%R^;58RCKTn0aVQeh$53`SM)A1XoJJ$h|0kei-)Pr&@^<&Z(-Vof%uEZ3B#EZ} z5k^O)?6`K$_{6)qm$&j)8Egrh;7CG3V?4~fBvj>bb3<%GA|Oj8WGxu7l*Xd6vcBxt zetqlxp-O~G18I@S{uGq0omsE5Nzuh!#?P;L_InBZT6(o>G!vG_@I=it)W*hl6u;u6 zkBwv8V}hu=1PkLJP9qf`qbMU&%qw0OG-aR)Cng>q3VO9@OXsArt z&Apo7kuU^Hd4xq^859qU7)f+Aa;w&_l&*2@2`IZ>r9At@E4?heUA4@r(=h9b#FgR7 zcsBoEBsOL-?=y-1osj4~C=%=Dosj51EE27|Akj7-7K!$qkZ3(D5}i9C@tU6E9&apl z_fAN>rnkS(B-ZC5u?e0vS+|#9iQ}8vP20;Wr*XUK_&fP_^9XESHmzelrTRLU^<=P> zumMD>$vYQh(j2?iHT~-qA@wbIk@M?6E!qu##-ihA&D>O)#bD!7*ky5=U}bisK+SsIY8`xW zRSMMz6_Te>=G(ZF1vg>(^(&fz=wjBudI9sYZPo>A>4JR?){0;_Vln2rNNruDZSbUk z#BrNsib5A^fuOqSFmMCw7Lbl{`!z|hF46+@p*RjKC9H1=D%0?~Pzz?t*3VQ&xBRN$ zvqJg3#xm+C39B8|0=c402J;Xobi?w%^Fmm1z(f#b`-NIb>3pyYL@3g5t_T+>5yt02 zS|BKTdr*kRb49hlb|N~YC4&UFv@4(MmSY2aSt!Rb*yvz2P$zfUd86(slIo)Fg0KDs z6>%avU91l2bb%LGR1z%IL1zb1U93NKd;vZ#@R)sk(1m#ip6#b3k$J5${Q@#kEOx`oYl{u=(FJwW aPa`*J3CDNy`sG6a4rr`oQp9*%Dg6V0=w31a diff --git a/lab2CA.sim/sim_1/behav/xsim/xsim.dir/CPU9bits_tb_behav/webtalk/xsim_webtalk.tcl b/lab2CA.sim/sim_1/behav/xsim/xsim.dir/CPU9bits_tb_behav/webtalk/xsim_webtalk.tcl index 0ede6bd..3d5902e 100644 --- a/lab2CA.sim/sim_1/behav/xsim/xsim.dir/CPU9bits_tb_behav/webtalk/xsim_webtalk.tcl +++ b/lab2CA.sim/sim_1/behav/xsim/xsim.dir/CPU9bits_tb_behav/webtalk/xsim_webtalk.tcl @@ -1,10 +1,10 @@ -webtalk_init -webtalk_dir C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/CPU9bits_tb_behav/webtalk/ +webtalk_init -webtalk_dir C:/REPOSITORIES/Educational/Western Michigan University/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/CPU9bits_tb_behav/webtalk/ webtalk_register_client -client project -webtalk_add_data -client project -key date_generated -value "Sun Mar 24 17:04:55 2019" -context "software_version_and_target_device" +webtalk_add_data -client project -key date_generated -value "Sun Mar 24 19:25:23 2019" -context "software_version_and_target_device" webtalk_add_data -client project -key product_version -value "XSIM v2018.3 (64-bit)" -context "software_version_and_target_device" webtalk_add_data -client project -key build_version -value "2405991" -context "software_version_and_target_device" webtalk_add_data -client project -key os_platform -value "WIN64" -context "software_version_and_target_device" -webtalk_add_data -client project -key registration_id -value "174150793_174150794_210688225_140" -context "software_version_and_target_device" +webtalk_add_data -client project -key registration_id -value "" -context "software_version_and_target_device" webtalk_add_data -client project -key tool_flow -value "xsim_vivado" -context "software_version_and_target_device" webtalk_add_data -client project -key beta -value "FALSE" -context "software_version_and_target_device" webtalk_add_data -client project -key route_design -value "FALSE" -context "software_version_and_target_device" @@ -12,21 +12,21 @@ webtalk_add_data -client project -key target_family -value "not_applicable" -con webtalk_add_data -client project -key target_device -value "not_applicable" -context "software_version_and_target_device" webtalk_add_data -client project -key target_package -value "not_applicable" -context "software_version_and_target_device" webtalk_add_data -client project -key target_speed -value "not_applicable" -context "software_version_and_target_device" -webtalk_add_data -client project -key random_id -value "4e917e26-7591-4435-9135-15bd446b0238" -context "software_version_and_target_device" +webtalk_add_data -client project -key random_id -value "f67bb5263bf851bf9c1beaa84fe1017c" -context "software_version_and_target_device" webtalk_add_data -client project -key project_id -value "0a5803efda44405bb28bbf43ba22e808" -context "software_version_and_target_device" -webtalk_add_data -client project -key project_iteration -value "111" -context "software_version_and_target_device" +webtalk_add_data -client project -key project_iteration -value "48" -context "software_version_and_target_device" webtalk_add_data -client project -key os_name -value "Microsoft Windows 8 or later , 64-bit" -context "user_environment" webtalk_add_data -client project -key os_release -value "major release (build 9200)" -context "user_environment" -webtalk_add_data -client project -key cpu_name -value "Intel(R) Xeon(R) CPU E5-1620 v3 @ 3.50GHz" -context "user_environment" -webtalk_add_data -client project -key cpu_speed -value "3492 MHz" -context "user_environment" +webtalk_add_data -client project -key cpu_name -value "Intel(R) Core(TM) i7-3630QM CPU @ 2.40GHz" -context "user_environment" +webtalk_add_data -client project -key cpu_speed -value "2395 MHz" -context "user_environment" webtalk_add_data -client project -key total_processors -value "1" -context "user_environment" -webtalk_add_data -client project -key system_ram -value "34.000 GB" -context "user_environment" +webtalk_add_data -client project -key system_ram -value "17.000 GB" -context "user_environment" webtalk_register_client -client xsim webtalk_add_data -client xsim -key Command -value "xsim" -context "xsim\\command_line_options" webtalk_add_data -client xsim -key trace_waveform -value "true" -context "xsim\\usage" -webtalk_add_data -client xsim -key runtime -value "870 ns" -context "xsim\\usage" +webtalk_add_data -client xsim -key runtime -value "50020 ns" -context "xsim\\usage" webtalk_add_data -client xsim -key iteration -value "0" -context "xsim\\usage" -webtalk_add_data -client xsim -key Simulation_Time -value "0.05_sec" -context "xsim\\usage" -webtalk_add_data -client xsim -key Simulation_Memory -value "6432_KB" -context "xsim\\usage" -webtalk_transmit -clientid 2385566918 -regid "174150793_174150794_210688225_140" -xml C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/CPU9bits_tb_behav/webtalk/usage_statistics_ext_xsim.xml -html C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/CPU9bits_tb_behav/webtalk/usage_statistics_ext_xsim.html -wdm C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/CPU9bits_tb_behav/webtalk/usage_statistics_ext_xsim.wdm -intro "

XSIM Usage Report


" +webtalk_add_data -client xsim -key Simulation_Time -value "0.30_sec" -context "xsim\\usage" +webtalk_add_data -client xsim -key Simulation_Memory -value "9684_KB" -context "xsim\\usage" +webtalk_transmit -clientid 3966238694 -regid "" -xml C:/REPOSITORIES/Educational/Western Michigan University/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/CPU9bits_tb_behav/webtalk/usage_statistics_ext_xsim.xml -html C:/REPOSITORIES/Educational/Western Michigan University/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/CPU9bits_tb_behav/webtalk/usage_statistics_ext_xsim.html -wdm C:/REPOSITORIES/Educational/Western Michigan University/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/CPU9bits_tb_behav/webtalk/usage_statistics_ext_xsim.wdm -intro "

XSIM Usage Report


" webtalk_terminate diff --git a/lab2CA.sim/sim_1/behav/xsim/xsim.dir/CPU9bits_tb_behav/xsim.mem b/lab2CA.sim/sim_1/behav/xsim/xsim.dir/CPU9bits_tb_behav/xsim.mem index b25dad4ac93be83c323242715dc111caa163f480..a211095957f089ed0d1be83d52b26b6024a6eecb 100644 GIT binary patch literal 19795 zcmeHvc{r5s_y4=qyCg|c)=DLWO0thiQ54yCQ&h4i##m;lR6+t<@#OM@1NhFpRUXG%=0|=eeQG4>zvm)_s#UzU;p#p>Ef*$ z5B~mheP6SA|363l=k7lq_>TwvEzdBa7j`3v1_3zA)EbPvmrgndR&@(S9jwKHnj0 zc2&Oz<4X%_e`ie@)JUydUV;3OXn=6$O4}2asWVDSaK!BK>uv+P`YWV6r439*PjpTv zcy=E14LwQjz;Kk);tcO-dQ=K7Y8Cn@OPZD(YU=aUwtRW$M%m}qcP^u1zOG-p!(V(= ztDo}U{}4WQmi94rs5xplsqDvPNE0FU?Z9c>b;BRk?X{jJk1#&QYfOa>7wReJuufL= zW0~(h$gK$h3Fs29No>9!CgFYl0BpHM{o7rG0Xgd5F~+<3GM3fh+n@dfdPS$_b%AH6T8g*$MJrYHi zrWrYQHQzVhLp~UbQPoU@%LiMlh~Z;)H71%gI%$qmH3_L);yPE;V$)$6#m+;w zRKy+hJ}NoKZ#u-OmN{7?Ov)Wr9k9ogkt+KaM}1KTossd)t%G|a=!TPi?6ceO{1HTe}e;3 z;9bonZzY{j9wdWgce=+70eY9(7pkJN^WLwHbW^MzJ2T0@TMmPzx~AB;Rb97bvrIy0 z+BdV3ieJ#~5rcf8&ZrBjQ~M{f;1><|R!vZ<6EP`tK_BTZE7jPy(z9K20n#a%1cQ%V zl`jJ7I5!97WMpGKQR+z|xH=V&!&f9w)8D?1L?1i~-{rVOL2XHE5I$sNI~S(uyWGM^ zK}P>d4Vlj{dBu`{2dBs0NIG#|J7t@lV#zP_zY{SN(!#r@pJ4SWgrnb;V5B}-9{@zk z*srI++rAn(l<$Yn!j!7`ivlRuGp#5GMKe7}eXkBW`sc{Qb#TO9V{ATPdr!P%`rZPF zK}~3T`Pr*Kj3|F$@!iR4+b6PE&G&)>KT%Isn}`8o6C-L^&4mY=<~@p5a%fSLNN-ED z;bY%^PDQeb{VPTe^FY;gH~L)ugB4HuocQZwE)+sI3uQS{h}?T$T{QkiSG}XH-UZst ztjeP<^f|HLfi7oqo|(XJ297H)0(&O1eIBIl5Z&$~IX%{yx=*H1i6je-T^Q?duD9bA5D&|njh zxvOw7bTzfC=5o{dl=dyK^uB=GX{+_>3mo}D<%#R8%5dzCA`s~pnsa%9SEWTyoyCvU z890e$o!s5*f?fR!$h*^H!_u@?-(u4{d&oZs&#^`@32HLcbnW{!OYZvN+H65gsm1Jw z^AvudGZNq0h$>VyhgROa^62mp@y|67`3pQhw)ni4+WS4xHBCFKP#R(<88nVq+mcdX zTQ&C?63TYKEMF*p4R4it-~g>de}3mSUeUj>-u0>7AxE$)r^KQruE2<1^2^}f=?mJk zHA{WTa9i31TESq*XD(9fX4KSir4K&~_1d5Kk)`SD)+Bx8ba3;xkk}3}l^|k!~?O_N&^XDQr03PJVU$khRM`(&bNeA6vn0Xxuy}fL* zWKuR&+j>d+DAM;$6$*p3Kwo$_=cJD_)Q^`B3iD0Ic+xMs#$?j>KWkFY?5*QF)#LoQRE|dA&Bv)Hz(d!0t zYQ1rbb`PR5Iw@8VXh92Gu=e&fy%-LN&5lA~)8(aQtZEG-T%`$~Vyh6iVvCbt@^7d2T+z&ik$PQARN~u)q=G_zM zhE=O=jcIE(?xoTXl~2c0hasIB`#`ZYBwwIj47%6>gSC-v1j(G=q{^%0$W?6e`sc>H{<W7AP2%TUsQwU;P$_);fl0+xpVVp6-N zUS_l8=~OEOCI6PQS!N#XNP3t8Zbjk zKM?)vXl+yssX1@MZQaadypg_^*zH=tH`qf_T;!{zcK5vuKyjm0&iMi|w3rk|#$S@Q z>E)r(-8MJ zp99~m)Hs`W-xbUdfN%(oR>a%g!zAY(}WhmD~@b2l~{kY8j=vg+3~Sv z{8!HBE&=|xiz{%_@>R{-EweKpU2am~jS_yl*r|ME;YR(o zkD6ev3GphXJD zNFTwKgaxsnGf4XuAT_E>JAfBQNxtCH2BGEPi&PX!a^MR1p!HIWp8@zm?xo5;P67V!!YGDK5>QH|{aH{7?Qam`aeBTDZq=I^l3x^~W&x{Z0)+B;2Y+u4b5aS<(^)n@oITkLDZ$ zSPkwP@X=Dc`h#AU(+SWbkzx|XWo&@~P}qC8`|~bNZ;Z_c?I3-CX86oqz6V0zNAsr~ z1ed|&|5%y>io@n4VVAMdtQUboT|v;v20~r$ai?av55ffASTZ_qk)q~POU|fk=2Ka3 zy;N#Ghiuo+Nw6IEPmS@d#UUZ^$7)-OxAlKK-ur|5CQ0+elH}XPG6ApiAdIILUVvys z2+*#eE1MbT%fsJCsKPUd0MwphBnaBC^lQ1>;HrTQsUA`?Nq>bnYDexu@c1O-Ya&B&IYxs zR_eo)-QA_5cZSv@^ZwqkIzygge6PGyi!kqm)j}kf-_hh!dNxGyJLlXbPk(X%@;2FD zFf}B3L}M3u+Plr=W<8_WczRrZ%2$Rh7Q{Kttu`L|1PgujC5(S<)Iq{dw6|3$rjQs; z;7OU_9`kk7Z|wRZb$+fe?oKTb{OR?g%bH^c(68p#w>{C5-ESzixryHOR{Uz|ocnS9 z=X;Kv+;?P~!X0C!-S4tbNf|}(zB{6S>zQ5LzBBr|7oSjKbUTiGcx80{_u_s5aYov+ ztAdxBk6e3tM-i+cU{7a+0&mztBuO44J;Zqp27u4@IQoQx_Dxo|(|h=BLo zd10CrWc;m6c31t`(y^_5nA3B{kDp53hqW1AlMNjXNEf-y-mXpX70|&8PQKx;{EUM9 zmX<|~`eS$?503R3giPK`+%EpXQ6zC-bX9qzs+Q#pnK;atorNtY8kdfp%i(PG)=1fb zF0Dy>k)P@KO-a$`gj-_(@+VKt$NAL9T|BEdcSH9-WIx7R5A$v{l$61t=hMD^scwnweo*vYhE2JEc~i{JLYKcEuCJIv%_jKJ}0^w z{gItK2;8?OprQM%3NP^xn;o6n7D*8scn2&b*7T!S@Zrk)uM8;jZ>SgljsBRt6Ax5& zy6bU@2_eyu1Cjc@A3Ad{=4~z5eZF?9^LibBM-f$wS?TmG+ol*>6ZyNRB?TRfx4v>l zS9W0XZdQtdS#bU;M|+6(q<#H&mBdNb+_{hOV)?9{+M~H7H=Lw-bCVt-G}?>a@&QW z)wkmYuMip^SJ)2fx$()_tetp$^PC(i$2%^-qCVjes~4w1PLccqPn!^3l{L@&IKd&y z(mUJAa9`$02?!R>Uzj!MS2mBV3iG(@n18Oo-7dPQN_u6cG;4*RqhY`$%QyMtZr3=z z5-Ta3>@25`g`jCEN|LPv0fpemkx4G>O<#K-IWM`cDWwHIM5lU|^ovF4q zXn01kPn1h!O6TbTV&kV(q?Xe8SNe8i4gk=ES}B@dQN+Z&pOU>Fbe8+WUC~`LYFD+t zh3Ilgp!KOwI#2O7y>ENKIPx)^(Eqspb^7@sHaB5f1p-Q`7Qz*gDNp#{y<|LkJUMQ% zYx>sNf$&hLK2raWPzS{+2@6Fp!4G?Pt+@sa=x4-;r82WGm1#OMF7M%z^4LRy><*q) zyw->b;hwfl7L=CT>j zP)l31Er$)Z?v*?*Kz&Xmre*>ufisEt8IOLy+pahS>wx|#h{dLyytMc5rIcEzfc?BE zR*C%{!w<&$)HYP=x2zpN*h-qMtbkdevzxr)rVT;-yq$040M#&S`21s9?hHND0aI(V zNVzoa6TN5r^>3`--Rz@oIdA7rH`_J8i*S$xw15t4ZOP(a2@%2_|Gl&Ye{nOdqW+}S zDAg^bnNb?I|8sSiOJc$9&$72}?&vjIrexyc)`A*C7d^W877+u1;>T9<4$CJ~R}T|1 z>R~U}%~PlN`h`4!(+u{G~wphr2BeWJV& zHgX8>AV>}d0$J4gRPcAfi=}4n{*W|8IIV@qeMNSEbUc0v3W zAe_x3DD;)Hck1--)lu15cL^7$4nd^jy11#`1g7`5a-EfB{r9aRt3OQJAQ+lS9AYZ4 zRrt{PLsXx#c`cKb)Ivwm#J=o^z%fp11f~k+cHP?44vhWd(LaEXq+R9ny9M3h^U700*F_PxA^|mdzF-?aRM{ToU))@OuzXG zQBC{Au1VaWqAx!voWpSebN2CyXC9pCrR@4ZNWX${&i$qP(O0ggr7=$A#?yCd4&*Mx zEXD2~gQaztc=RhYJ_u#EhCo}u93Ez+cmaVh;Km5x-QcSyi3FyPEWHJ?=>mF2M!cB3 zAlp!A;Jets--qg<7d&5o<{Q2rNmSOFq+iG*D1U1_`j!0JPUZ+2x2`vC;}fzW5n0ef zv03Cp#pP~Q!qCpe1(?)t`ZR5lZq*@8w9YvIo2XDXI;+=L;n+tFQue7Sb7u7udjY4) zo(G)D$bT`~jG>Loj(;8~fB?k&sHBI&JkfjaADI;Mi4xBe#FIxlsO0-^j0&?+KsgpEN!V$?EFv&qu(^H@$G0^`UrnZqmbm+W%mhx zpZm}HL#WSJQBypZzaABW>MiNTYm*c5>PY_Kn_fuop@@%xY`^0^gshnRL+Kdq%lofZ zn4C!;++-}((L7Au=Wo0Y zq?VoJ1QUZCvt58W8OcB~T4A)#q|?ybKW`&aT)ip{85SKBAF~;Ja38V)duKqJ%V;J> zjSg}k{E5X58=-96)+t^t^_B;D$DC$OH6l>MvYlW{yt)HzF2(6s zg{BB%gzGH3+O?R0oV6#1Sbj4U7S3VC0VuQhb}fVkhSn8VO;K+JilM?fwYd-%6jgXa z3#hjI7$?-uTQ>lP!KAHtuEhgsf^8maWe5tM5TQ!n|GU?->BVXd3Z+b$~hAFx3X3Dp=l(^eH>8`YYr$%C1vS+54 z1rXZ)lR*5~IcBEx34GPR7YxB#uqNz17}tT4k8@$Lq(WiVU~>RuWKcv4V%&T)Bc+J~ z3(RiWt0^w{%)Z*{ISrED#dbNJmdzGb=Is@)$VS`hTG*$e`4!vkO8Er zwiXz8EZBtzy=AdiU$khR9ob-xX4nUuk_rh-$^qymH%3@%KRuRi2Sq^FfP@v4J<_^)b4A&Wb|Sx5XV3b20+8>tpK2 zNa!Pd^u-rUH_5z3{)W?{DsRsElJ7^BPalGEmVxx632oiG3)SYl;Etb3yK8{+&^${X<}ami4?t@+pqx2K9)aiC8=a@1OV&?w5Cv_D{G6Yh!Bc zr%~A6>+_Zxk8pLnk-xHm)Id2ouVnJNaE`)Q-1&tBj zA1*5MnT5iClg~QEjvd|Una*Xi*50yFG^&5wq|LcY{t*Yu!4@wNbz|&VT+0i39sC~Q z!kUQ&?TcN(2X%!v>W;N_iidvnm&<k2S;C9gYwKgk2Ib9<0Vj)I_K8AS^yPaHQw0y*LL@(zHXH!=d@Wsyih z0uj8EuaP|#7*b@dAJ_11N7b*#^V#lpp2b_+f#6;CfN&P|@*(^JprU`Z9rbOF{2LIx z#L|kp)6q1G5R@XTi55VL_ICeURODsp)1I59FP19acu&Uspj%`aKd-i|sHOkoY$v5A zjeF6GX2f6%jFles_3x-teDpgP)IOQ?y(cKkQmdl+z-l6ga$$tRKL4vNG53e5)F$!U z(LR~Ro7^kq4fn(XNcp0dv(q>AT^DrGUI?P44A9Bftp~{tJv+C(-$a z+MT}+qU-;)eZhLy+Yg@FW&geE(OR9^ml@jb4AzZy_&l*hBvLv_%qqwIr}Uii7r%~> z4ckeWKDx9gcDQ(_Hr=d*KnV}x`!s~c{mB)^-eEHStR@`lCw{4~!fyYLWFYD80VNvl zQOwpf8wAL3>-mtM4N;+g{Uf++O2-ceRO(s7JflH}x_@#-m??5wg$ zLP8M1n1I|q3LW%AJo3xGewg?AJNB;j{cLiAz22=0g{ha$8UbjnYvGpVdTo&-ezJhZ zjyJ-W7o9$+0JULK5I=mUdeLr!ZWV24XJQe04{Nuf>gvi)l>Vs-q+#z3=WhByed`W! zzz1I%aJPo=MeO=nGoVe`k#le+{^s6)1SVDd0`vPO8lVe;6!}l3SrC;d3!rWEDhsd~ zokkYbO!Dq+H*)Tmy>?rs5wn$RY6qZM?D4&b8FL96asUoBRlBUo_4fu^LkGsGB;uI6nEscB^?_JDJ94)o~UD_E?-s3Dv(OBU*u6p-p zROp$FU_i;$UzoiChOI590Er1lm(TngW#rvODXh z)<1y&ldV0Ns5Zj=^~-qPyRYKu6txQIE!Bj9z+G)m)y5q01onjDId{}n-(K4y7sp4B z02K1jY}+Vkbiq7=Rx`kdS?`b#GM_B#)xXwrbpeWRQr^0AAt6HaxQ9+f;wS?>NW_hz z@{Cq(L7_U2G9Rz9P#4GFF)nOmtZ;7^ol7}>eX95ZP@5aC0lH3IYJg8&{zEXt98?~# zx44I0e-q(W?{o$YwEnnXZLYQ_DMuh$AP`oKv;y{@GlsMRFhRqb>`?QZ2zyW>b}_lFRJ&@4y&$<*}yjO?-4jP`C!5ynZWLc zzhdB_W9nR_D)}q)wd+?;7CnMc?aphsu~QjIBE&*Akq}crHR`cd~8`jT#Kv&h+y{4I1!2u!7SXjMc>Z$wp-_Bu7&I- zQ_Kw>))zC-?Zgl8H`sNS$$H`=O@n7oz=Cv{#URp*EqmR$PtqE_xfof7w*CqPZ}U_t zzQ8RJdzJYBy6z^(Lce&VN#WfF;8yxa^e^?TIt3%@h6(C8y%pTWPab{u9VV#1 zRNAQvNGI3pvNa0(OaR((ReMp%>y%O4#A(&*KBDFI8Mgg}O#@8RY}&tQ9+?(4bnrfV z2l@s#6gw*1*d1f=jHvhQm0k_r#*+mb%-ER-uPKl^(=A&#x+g~pMMG_OGSWg0=Qz)Q z{XR={kcgZ*yUu!ohvRRZ0*Xi8y*JP%l=Alsl|RZspws@(yNgU4)->LFKo^x~NKMq$ zIAH7EV-gb8{1v2_f~#va!`1uB0-E{)w)M&!VLcjZHF&N#2d5kFEL*;r^QB)xTWv~m zm0mrEQuzw)`Heb%;^pf@Se2E?D38V>3+XTKcPwTa`r}2pHVtA0NSM&%dKf0zw^$p~ zJw!XXk|!#V_~yuE$H^<}Cs8AA1%@x9y*yq~Y~lE%--@j&_a`Kq9M&QF>$-uYvtUn^ zfXHzp(eC5fZ|=z?gxLl?m;O{UM2yC+6NJH1ZnpU1Qr{(TJ72SYiGf)XvDLesZEmLr zOmPKjD|k{eV+HIL25@sb2=rYvxZs++b4>DQCvkX>o)SwIiZ7F9(jiiG|JnNPR?VL)me+I1}JdG3V=XfV{QJT7+}C zMr%R*INT;FTF(9JM`ZzEI#*#aP6-@RI5JHemb+o zv8`zN&amFS(cS#}V8Et0!H&k;Q<mQ31G&(oxqhC2YAMosE zGq+xN&MPo_lfWv^wBz>b-xTo;X@S zV?3WuzD>YXh?fCDb)@I%P;v7Upp#{-Wrd|Ow}KR2eH4NHLZC?lTL~2T)76FA#fSew zwXP)h1TY@hOtd!kb%bjJKsl4gcuO5)dMF5hX@#9_Gn_YDL!>DVR%yapIzumgKU{V>xRfb@tK4&4(UCG(>!pue3px8QVz#9(!y@j9dwB~pC5j`B^zx= zS;%^N1G7>w&Pv!}VV$^$IOhm>`-?EM_MR>M#vk7hbCxZOehAQbeM5ByM~l5Hn|G@w zsX5H<#njSi%gFlEU|+-gQ|xlW#-Z6AoVTQPSCQ)=F4n<2+7kCs6qi zj9QPZtD8OwNSS_o`kqeMX3@NMci;P*(V;2cp5@~~Ylup44-tGz>{#+fNA`o+8`RJ; zdf2F(Js7qFhrBbSOu%4|kOl0b3TWb0V=jO8Z&*{UT|AI$azWfI_rW8+BHw^aX4&Iz zafjirYYZ9s-WtFLQ!+GYvPfQQqrJ25@WM;0hHZAD&h_ACk@XCC?V`lD2yb&TL_hK1&Pxi+lPbR~1v$CxwUNSeV4{uUr16_!R6_9UQ9XK3eV?%a|=*ayO z$BkM`za}6J)3JwG?R|~}jL-4j=R6zq@Dga8wvmUU4I10Mtt<>a(CkW>Z3?G4#YPKT#)Kr`k!|9m4mvxTXO7Uk;FQsMm=0>2 zQi=upoIeTO6ayyoW6+AerVYsOS#t+qls8m5P@d8n!B zj=lP>pS=e%TNM23P%!Far;1w2*-2-aTJqGZOWL+mHw~Tlu=iv-C$}G3+MQ_xS9kh} zNn1)Ym0Evw3H`AXt^tfDn6Te>9S&Y|&-8i(zE595Whw3CR_bruI?HN}`Zm4?o=$HmxWK~l&I6aj4L8pM7e?5C zQV&$v^|#0Yl?Q+bhwO@o7wJ3au7 zi0%s;a0g~hoGK(g?EcbbK6nfmtzzV@#HYtMxFbwsB!t5SCGJ0z@cS44Q!}ookp4ioq*%f3g2iF$-wonKp6(w8cP(=m88nC{x%0 ztR!zSxCa;wPaJt+xJ)tN8{FS83mRu2RNer*uC?=~f*PD_PzL9=3R$`UbKf0M0bkmu zRcJ}GsF(Q$@UX2QJiG zc8#Et`rfACda$qol?D(3b)oVh;CX?`;7MR%VrB*CG-5#os9d>?x6&S9Fav;ihL9jq zA+c$2ZPq7nZhjPCje^)Pa;+aTAy| z=MhE)*Af*Xg2Cu%vVk(wuYoUu4r-)vpu81a)YRJ+)S-IQ>RMaxjmh^L%)ywv8I}aP zgp^*P^#ly0T1)R>Q1-zF4-mg{*+S6EwMLs(bA(jDTjWJ=4nHIeTg0!gI+*=rAip97 zwBn+75(p8G&<5C$jEbwEqzesgpd?9)!LLoLER$_afreR7ZAtS%3lOWT-lCv-vtg~E zK2e(i4k@h20VfNF4KTAoy^to}1EBD%1Le)21~%S9;F5VGBH&YCjWd8qjPc-4sWn8- z6HfkSP6I9ggBWSJ8Q~Nm;$6U4-1`cBU}cr;3K?*X@UQ{;r;RnPZ`$4(HUK&l_o2cM zgu%R_4a^p(>1K$-8fMYo!4Mx1DhENGy)}3r9LCqc0E5^|b|c0)@J+MHCWBw`ED-X6 zO~}`DHu8GVu)zaV87{j4IWE286%bCG!jX@l7uL-NaXcH42W>*WX5gI!dI>F8H~_9` zVwVnvuEA!UGlf*nkAZQ%Zak;}>awlD1LP}hv%x^{7Qabm+9r0Hz^s9SO}jlCW&^%} zsf5a}xC9Op+{9el+^!nbMSIh3?LT(=G|aB&X+vFqFQ4+v0>$K2w1Msu4x@r>hd0}x zGp5|8-FN_Q4i|)5bQ5m;AGnP+;nv!Oo4g4(3cCq6f7k#V146+y-h>;o2{+ez6K?z_ z+*>x`Mgwryf^b(`dRK$qL4x`Hpn_RP5-z?m$9q^&1(7Uk6Cj8EvVhx~Palk32x}%w z!tVSOONLxRsUT|4fp*7TFH?+`jD9uk(;qtPfW(=eelc3L@=GjAm*V^^J$WXZ zz_U1fds=c8VJf=Jc?rePVj$lp6cnx{D1_5O25yBE!2l6 z{ry9<&e+heCUq^IpJ#x{LZzkc^gudDF#BngLNvVAq^_ zQhj+H1-N6^>4sx~JC;iZ89pDOnDVgLhb()|UaPNP5suz(V#OIOD*(_zDkVvTYoSHP z5}4N|@AwEObRF{yaO$UhMX3HNY1;I4iQY6_Hir-{SdoBe<4?i`_n+~;mNq-W z*55BT?(Y?7`1$)b3X4eK4=Xw&r;u9j{OBZvENG4^C(VK$P(T$zF_Isk!bWo^b{(d{ zV-|xRmeYhqTz{^mPP?+SdKAaDHFWLYlO(CU1@TIXk}N3SOOn(@uUEO-`Fyf*$l`5) zs~QO_&Yd@VnlYL@^YVtpaHHha0H-~j2Qmr1>Q1i>Z?O+#Nxew!M<^yBXfXkX!UZ*P zo;wURRP}o3ZuB{1$VYU&>7)3OmHP{mo?wtSCv2uge zHERxR;WF38xuY^dSG&9_%76IQ;ZZ=<1Qd&Q=5siC*CX-j&$oiFy25|&=x`)2)jSZV z9U_Y*AHjLXuGRHb`A5I-85$!B03jC56f`F>(PVA&3pOP|*-7fX=CPz@qSQjU(I;OKD-n&WD9bD^$|;=_-{at@SFs z2oyY7kTuSfK&JsH?ME3|phP2}53(=WVrsmGrFQL^u$0-7|N8PkjzXiaRm;Ni$Mmb7 z5F(Zk)Nn_&Fg&VxKKmg`SGA=%k~uD&gHS;du|}>-)hmH`2rU-!&B5NzFubCH11tA^ zKI+bj+(4;Unr6H5U@P2JZU4^zAo^Jnjece=3y)yNv~6x&b`A9O3v2I%A~lJKNCMNe z`w9=74H81QEtkD2$E{j@umLg^RjTN-1Yo7qqF|TpTFlNtT0&b5Al|aj9f>YbRMB|`DMvm z@)F1>JPLFw-D`3pl@F{xb6yv4vJ-6eIb|P|kf=qP$?);n0cl5zlqp^M-TjpG1J16g1m$ zLY#6}Z_HhYw8F}6KNNgkXA0b^nLO_lRuexv);$pvHx`sT#_{dY9WX0TPiv|{5gR(( zccSJfoO9k169d5ZQUJZfr&H}1;nr{){0i&-p8a0(Z|ZK>g8RhNJrJsI{cF=CnnN>F zCWe-kUXorhTXFo{P|dljLb6htn(9r2ynxX#yV~Dd{)JYE{m3b44N?=Ppx3L>nM+mQ zNMn?B6TO~x_(Mcl&YYf3Q~>vxL3-cmHP59g>$8Pw*>Nx{+4i~~*uscmJ@jj`Z{*AB z%(G&-NZU6mjqkNBmEAzPx-X0T*d?H2=z${|;3zGcggtt4+HWj>uQ+V!Wd(%5GdtKr4B2&hYu4Ro^MO+%4Wj$B8t{ZlTc5hLbC`KD<%Kc@uIDwDfWa={ zop%Sp7Cyy((5mMkQ>!3eD;5953fU_Di!G{q`=`shJ+i6}b={F^61AF`rimv%^{ZBSirk|z_)5@&ormf+DTJJZupXBf7;kH%!>LYN*4+{-$A z{p>NWXoB?o$10=oQ5!+{?=YCq5krfAgrO)>1bd(G`J0l8zdFlYO*c z<+OumluAd$(LN4r)bDNBB`gM$4i#4XW#eAwkB@7i#q<9Y#%mFBjzHcC{wh@Z^7p#>+18i+&pO>VbZRCz)0m0CQPM$S;l%0Wvw^y&ureDMCo> z6#*X60$(pc;c_}?(=fodi75M;+ipdCqugFuyoT3*0bWj>3;`iIb?)EhmPEFWRUUQOjZ7Wpoft6f!q*px5?iAJk0^eNaOm@Chh_(rV zX(udi;qyr~nO5xGfhRBMpWRpBc|fsHGVaKfsm?j@Fw-hZ_H5@pL%%D71rv{sqw^SLr^v4^Ve;O2JOr3wu%PvU#AglhqTOoc zEZogSWa${^@Z+MPnz3EpTI(Z>j$?b1$0^lUqJkjiQHZ3KAC- z`gKs3Ri}Sob|yiE+c0OZ%}Lp)vIDb}bk{3^vpq`Kdh&|4@#If@ct}L}@@th>QmBlJ z%peC*7I1_&ttsIS90a}|jLLo>;qC_<`30GA7yynja(B-27Xu#xF|OLc%9m`?mkxvY z^66{)JDt~VtXL~ixkC228OuQD<*(1<^`=HTZwi#3DY=6l4Za?06Nk^IH+{|SaGq<6 zCWtHqgs*5`|ME#i*tvQ{lY#`Q0B7a)x4TTa@P{u8Dj#Uo2?o5^#c%U^x!M~>HVP%j zKHn7t^DdKX_o*Sf^{^%EXdGZ4$3xoBDiFkL)YD=oi4EbSv9k)Hh93yqPHCwugRYTqmC4K_#V1hUrB_olyK8qAm9;ay%I; z>QL_V`a{SJ@OLE=`xqfyD@GIbThVkBG0mw*5*yT%tL@+%Wsa^Xl+0UOfh_u0;zsCS zqWeExs91~qe5r{s{;({AMn*_pYoS*qzoEd+$q=X(CaJ{e3{5EUdH}9HW-*_WfyjYM zUPr#6{{D$AGa+7*DIC3Cs1#DQ_s&(_PQARm4&Oq*%DIaD3xp=8p*tU?dW5KVj*G(@ zv``JJ4?3A0(TxTpO_FETMRV5l!b+k#meSkAXBT1%30BB+gzFrhrW7af>B?1~pJ^6Z zD;T<7>*xdZp?K<3If3<6{~)x83@s`_wfLc`Ht|lX_pBt%+k$c}AfuhKNPPzkLDbX~ zs#QO-e|Tb*;xx;7?TFqhAx}%6vMX3*fFckzc8a>WA&)d$f{J>dkYh(+uxyWv1^1*y zYFFV)G^(ZsqL#NgeUVd%myk+{!wO3k+&G}^P$(>AFWs_miZBkFhw?}jgcyy}F#0XQ zqn?~F4Mj9mtX!65#qx1P$?t_NU8%;5T7yR>DF!7VDrzj39b{f;x8lmmoqAXW;#zU^gNkleqz+=ztZk}2sjPVXMa!*e+wv;; z@5?ak-UIvWx_df^9i53S-S_gIs-*y5Ck-@BeBthDm5n8Q%nRNzq(v+(?Y)~vJvUu} zs>sXz-C2e^;V~;;TPr?muMF#(e&?!qe8`NLQF}`#_?c_Xtz238A{*`a!WgR*(SurD zTO+CFHDAS@i+g}?lv%wfxLN6R7#nZ;)w{pJ^xQ=cJ|mMyCatlqYQsNe7A#teOp6be zifN|k!o?t(dFf9kUmff$?Yu62^NNVa73U>^l#Xk@7Q()##SCAq`0mO(=sfk_+(6kd z*XW*G@Cn{Q-(0F|v5TR!l+C-YT}G-Y^Uq4YUgwiGHSKv_Fl_fNcKUrB%+%g8p@28g z|6Puev(hCa*~y%}ft_Dv8{JHD++~IG^>_H#Ru%Fd{LCn@s{BFl_b4kQg_~s+!}w4c z>PcyGRzH3US;(4-pH7utZ*%eRpzgA2Bf6E@pT<YgDuM$z8wABot{d3 zPfn}5WtZtX6!(0sxmRG&OXQwyA(uOG{mu8sl~-2b0eXa=6pu3xh3ZoCIb`q z+kW(P8xK47Jg?-5!P7Tb;h4Pe14Vl?$8zJZ^9a{`dgS2DeAgS6i5$|BpY@0fuj*Hr zoT^AGcyxVWdXBU=)bBIHqTS2BKRSI z&whM0fZkP_m`hi1v3BU|E3OG7CDVg~ES4;m{jgKk9lc36&HYLl{P^@_bY1izypwrm zOZvEjg zHEUJ$sTvkxryUs|GRf6PxvJajoUkjNdBCTIt^@LbpEzCWMu@Aw_Z^Uw3=_dbq}({)|v`8war>%E*O_g{bg&;JBI>|noG zLT``PYPQG!IqQF){?`KkYk~i@!2ep{|CI$YwzjswfB)d^`R9i};{o}<{^A0D76$&U z{@1+!&$R#Rqs5f>aBz=xxG4zPIdEalIr!z<8*@LdJX`s-lR19NY(Tsj@@2Z9cx^)C5#cZ3AXDQez=TOx%Qt!tv`chN0KAW z7bNGXxhA10UEPxsQz7=;)^~+xd$YJc6J~UTDUiyKWvGRI%IPDI?-*m>2&%6=$``t7 zdsaN-Y36r%PTpryA?jJhre!>%6)plB9HEX)1D0wnIQ=nI+EC6kWTtqMwtvEv^!~8E zO<2>d-5d6(NaL{?!Zgp6VBg}@!IS_koTrU}Vb$vB$M|!ixj%kpLx_{~J-$6bt3G4F zYOhR^WQt@?Y3$aM(lar$d|wIfvkTZKu+yi#Ut9jwgX!ukWAzgaA!WbCN@yL_+G{Oy z?s+AJS#?>FE;CGfxv5pvUdvbc2W7HeQGe?E0=^wLn=#ZeHjfGk8M#{H1X&1?r2A}4 zFGP9h*qr$Ib{O8nUoRhmKb=x>drQz_Zjg{@&+VBSF@pO z>V6IJu`cIdf82=te1KjyR)3b9o9s4#3&iJ_1eI1fX?Nl_ip{i@1#`mELeTKB2eiy>%Nme?u|#JYok?eU%=Ju%p36(B&pmu`81UWOr75i^ z)$)O@v!lVjLNOlG_!Y;ATXrX$g-+>a?r7LN?UQ%=o4PI)o}=RN?s~Nj6yL2=*-knTr}RI%Iq%N@p%5keC^4 z2~id`%RjX8l$>5;+4Ej@bk+Z~YU4%q1{3Dz}jZk7*IZEb( z^&J4RJ#(|Gp7}-|ZC9qf)*$Ne%z8|-;Euazcbi9u%c;Cu7mXJ}L^ejN;_L1-u^HZ|7}z?-btcQiI4{>3 zQzFv|>pZKjsYC`fkW0)PKdEbCrY!vPF@kXCW{1bGJl*UGbzPfRzG8K$S%Cz*A`a>; z(tG&A$sKirS|0;`ekZkM@lM=ycz~;>j^&0_uN!k5)gsI%VV}i#gj6?FTl^J(qxKxM z?v7$q5RWVk2b?at;dxQLx3@H@()Jo}ReT42zs#HTlI(ucFJ!KssEev!eROG@@Q4~! zJi8=ce$LNwS$kGVOXa&9AxfA;v}?#Okr~)JPK_45q-eO$$~+-N^~YYF^g0Z!gc*=& zfG1qMiJo9B4vRR;)<=Uq{G=wY zYX9E0q)BdJfRU#WTrSn2rC*BNfBnGLJm!am5akykh^L)$K%^rW2)u1%hekDT9 z|BS8+7IHJB*ss)#AtNI}-E#4lG1GA`8PUgeAggmFkjZh>hTm6M(`nDAPe0WD6@p0f z*qgE=?^DLH!v=+eVWtkea1Fh{&SiLbe80IC`K8=->~QaN@7a(uIuT6jnbpf^Ou=sh z?M=Nyvx7cD$FpC}_R6>$0F&3NQ2TC>#g=NN##dLrbrMTj;xwdHvb(Z=^0y zmG{XD6!fP9VWX{F8(J1%;W66uzShw|kAKIwzs$aQ`LGEHT(*XHhT55mFjw4qDT^?x+53!lL(Wty3@a2? ze>Zk>V(KM|hLh9VwD~gdcPlSs2}UC0b&8lQQ##KcQ5F@${*2vuz*x=K6FbF)dYbiy z?kWX<$nW2PeBV0yW$R6Bx6O^sF{sKGTy3<%B*eia2r9b?QfHuK zUOCifuGR`w0xXhTPkRdI+euh)N#PG@;*$m}3TT z+$jHw{ysR2>vY49@F<<0=JE_`y6yK1jPtNj_RC}qDaVMoP(Y* zr8zOel3awSX)GYlDdeawWz-0c8xsVvo;{NwM6_S>jk@}x4^6{==ck+^I5btOOvYHZ z1XWML3YHe`V#X2}B*3J3*%zx}fSVhBf#9GZ_2p~sKR(jArIL8qbQ){Ow#w;lf^=SuaoP1b++~d>fmSRfQ0L2$yc+$p1nVakulgkOdmaOy zo1ch9dPge6Z}GoP@Y+ukKGl5J{oHRqzWt|~mkEAhO5hyFkhhHj0Pu+5Uq(o9l?F2j z)n2vxS;}PTJH~5$06$1|V$4B!K0IaeHUDB9`^%A$GH|3P)a!v#jZ~f`WPvX%4|v`L zB|yoI7^p|A#{eKQBkACVC9)&!;0(yc8X54}!K_AJ22jjSzlH~Vrt*8<23M*dSj>EM zO}I&*I?X$uJ>gUb)YzPIfs=mE_)`>^0?7NbDbZC5}Dy)7&}q zcPv`F^mTSNL?mwN?#kwhSyKR)QJ)Zn3+b1xSuTXveB7@8;;aMIH8U95cxOfHI!P^U zqb=)3K+}85ObD@Mit;8G?`Ht^9^MnA1=?MEchFgI{Qg8N4xGq6 z5qJp@J|F89-p@9v+QS?@l@-?3bJ5+R;T-==HpW)7iC7Sfp*j0t$twQ zY+h?Wy{7&~e7)kGlcjn|!c1&PaK)BFS|RBw%TYU1ZPdqg^s38awHASs99JKCTD+Ms z#8S;@>#50Wv9gLYI`3S{R)c@B$}8RL;(S8p{EkC&;vQJ@Wf_!Pe|;1x7EgW=WAGvX z2qf1+Ta#JX^Lr3qk2dufRqziFyb+aG z*mnnk%1b3!ORju(;^CS{XcN~1W=X8GH%sIwtkd5cPD~b+tqxUBoTF>Dy||+x%8#ir zyJY_Jo+&M~eD5Rot(j|L)pcaen9$2F$ZeayHVf6FXxbJIe0Z6rB{cTPz$Zd0y#=p4n>WE&G0PQc3lX1C~J>G|ZcK6*dAS8dTNiZ}| z8NBc)kvGFHIH_p(u5f~^o&YP0FUYofjNtTZpMBaW+h<&UR=%a`#oPd;pLwH0#Nmes z#>?4|QcQ*1A?3)>TGRQNyP{9l+t2!UeYe=sbm2RgqCtivJlI2;vGK`=H|mM2_L`;j zv9S=fikh`&i-EYJ9his@2C$GRlh5Gx2v?J{_6MjRZRckMMW3J)fBeu?4}fZwWHPFq ze=nM-G9W z`%XJj?!-<$QEfgXbc8Z~``VLz@1A_WBdrq-Imusj>Gih{T-4O_-ESW5i;)X|9@N!H zLunBM1Iz+U`VKhZX?;KECLRoZyPj-{o3*F<_CL@`AyI6*JXBQuJ1yjnmGsTFSfc)OMZDy8Md@x zkO*Fq3XiAJlYT663jWlHiuL`^$UP_PjDxW58NZ-uM zn}$`j=?sA|Fv&_dRxjs(xC}!JYxt@_fsrM1+APcjFDydmbl@ZK%R-651*cVy68!XM zk8b^di%!un<1w^myPhqNk|vt7bk)mtMDAcu%h5UauHEU4%g$?CZu8w?W$09k?Q+1XWKVa9K!ezhqSlXszr^nbh^bkR#!Fi6R(`|GJa-+~=A+SZ z&Jh1>CD|n14g1giO!bm8w?^V?Z@c?0j5}{!dgxyqq_J+zk8vC`2(8TspV$AE=QNZ! zXfa?d*=T2N83%K1^hWSZZVY~$y&hNf{OTH9#+QR1+8z3L%fh|LKxYSSfCCCkaVo<) zznx9!p@WZBeK|N(BU4P8r~L+hR@Et$IJyP(hE6P>iln%7+F42GO#e_Z+$Qh%pP)P@Hj`#@1JM~9SxK#hiXK!0t++zMOZm(F|Xs(5p63A6L&VR&_k z^B2a;=OLfp7}*2;wtWEk~alg%v|!I*1k0&s!vlfKRCV)&uI_QY50qBb6Wxcq~e8 zDFTd&UJeKzzzTZ`Km);W9vSArn+C0q3$HqO>Snp^BR7tZ1?PxrYjr=DaAM!;qJg77 z!!#5_{eDpcsn%HQp4m8A@KT4@r*i4)Ms^sIb00k2{kPV0+ChSHJD#CmxbLc+Oll-U zSsrVEygzNJ@QH;fFx; zrMAN0j~;m~J)MF5dVb-+54{Tr=AZasCAR61X?2*`Wp@$!q~A(VqGXjU1{OI`Xj8Xi zL25jj>-=z&`vTQ1g#}OALa9em{L+7`h3<${l1W+P?8P)0beC^I9HAUoZ zXrI`oN!scS<4{IUWI0F!{+@R31fNG={sx4BWW))4f1wd9%W2d5}q)9VBE(c&v@_ z*rF68UjytwzJ65^*%evxJg}drFWtPN8rtxPx-3yj4H0fmEACRcaragWg;ffsi%t>u zA9x~P4sNF*if(V0bL=!j_ez?QhkY7GLk_oDH9FXjnYmknt1o~))u ze;diNvZg-gT(uT~bwiZO9s*K_ljY9krUV)? z>ZN-OG7n(pW?Q|SDj@vAyKPf>>1eD;oBA)`TO6fbN16Z`yuy*NhfNr1Ey(t{Q zTa3f>+0zLJa5PvrIfnMfo>^C!8CRK2b$b)vwTatI8_gPuC7*!#6zQxFQ{i!(v>BY--XGL(dR%u4X@E_8Y z0cdDGh3IeZ@zU>$WjyQ$bMAi9StseV-BXF}VZvY1MVc6$KaBs@cWJUT)Fx5nrOint z?1-th%a6w$k;=ACQcb3kmf>iAxYgJ@#_5(rtJJ7~OZ2d0!|QkE%@m@?U&L4V9OYlz zIXwuSIAFKFmb^-Qp1>~;@LNwn@yS#xEU|56`UXhF>MlFt+AjM3Nv&!U2f;^jo7rXY zhGE2OIoIVHB}^-G<9g*Eeeq` zHN2UZ#Rc7o`ICDZuiwe4w%$%^{G>>4lrF&OVucl1znnPZ*NrtdvsjhL?!GW?7IRae z8!)GE`JqVpum-P#3c@4BtzshdKnR-3a9;vb{mwI4MIE4|?QSj^T_L(wM2`joY(q~4gGpiw{J4T!cDOo_#E5YA_~*q@-AuF_8n z^(>MA!MZN}mR#GE3O<(LiYMm8B_XVwh=WiZpQWM%vX{A`Cw>0_5>#%VUaKduf+s zts#jY;2au{#}OWZ-I{31GFWSq*DO0hXx z51Ga4Lp1keYG?MJfrf7-WXatC;%rmH@@Z=VO-Z^vMamViV<%xexKkLV!jk+aXTgfv zbQTVM2a|!Gnd(zVs#h*Dn0DzwD*5lXMpWw%4y}YrXG?lPCT_$d_y}FIuh9!Lz)-}A zOWlUW_=j6=)GAC%|2Porl&{xp9od9RM$2j_mj=*FyXZ|cyA zT0q=uC*a$Uceke$RhT|}gVCULDm`rArG;};T}W0ssP>U$GIKM zWH1-q!^e4d!(-wzq2e}{B1-`i=Mk^I#E4UetpZ&SM471XKm@j62~ z@$EoP_1FItWK!l`cc_LrDaniL)&Zhfr!J&xtzE?K$U-qr`&XpLBoM_wLRd_+0Fv)It9ajOeflppZYGdwS9a)*W$yorP<4&u#|xN%ooIt148x`wX)4ae z=byJRza5)^o2a~91NbT znbNX0t^=W-<;i`MUIhr$?g4nKOUs8Jv-sNCK~Xxz0y$!DrZYvUW1X0XY{d`o3`fsBxsPOG`@e;Me6%OMQOmjnG>-C#V3 z;d+_kJeaNook8&_#)_^$S>K;ttx2a(Yu9Vdyv!{ieLlTna}2ks_N}~1t-Xj4l~HFpJ9hQyN1GUHGhLQvx^TJ?uq~ z-+c?Trjr-!);+5o#Zb;3`ks&XO=@{!xQIKnU99l<)nlOkblU9iEXV4q1Xgavhare4T|n*RDJ#ucX3jZ)u^|nNG35cZ zs$a{T{jIbIB{*6*`X6h09eiN&r|6zCqYCfp8gRQ}9wpp1ao>F6l!tx9=&CBN9IHz4 zSg0SZnPj%>A>E&!7x%(cb62&Wse}N1bZ4zC${FBnqI`OG2_Ml3$Y>}tIDl(>?>}DB z1PmH~?7yYeOdcAlM!i9!hMgKRvEtZ{GWzl?tp1i=*gJMFxll@?XHW^BgASl+AX@f6 zsU>SZ1Oz+r-(Vgp)wTrzY_d2W-?12ff=hi?P99dAFxn| zY+9hz)Pid>9z{MHUP3CW+l=*zV=>8>sCp^%#W-+D&&?_!5A|Ut;m{AVXb&U9 zjClJ15w}(`Ny5?AKK1)&lw)KgATw%hZ)9 ztCYD~IM2GTNfcCbmklea%O#iHiX~e z3HKsRfJMP!DWcQ|o6akgFEF^GuI*W|%U1FSdJC2`47gV*=~oWBlmB|=T@v%Fzl7+N zEhC_b<+-$eMOwcPXe`Qs#sV`Tw=VvLx{FrtqxY<8Ff(XYzM`og{h`N^wxr2S1oNHC zFnS@$@1tN(7hcyfD8>VxgjuBCj`s>qo{7PA%L6Urb|OU{Y$qbl|Jxqx@#hNIRHVL% z+V7pv)6y(wJPs7AwOln=aAUtbL2UpK@!>rVlXqvp0H@ZP-m&(MWJkk_aS1N_GrMMe z3&!B0zmfL$|0ye4lQ?!++26;@uXjZ(xn?K&b{0!@%#FJbUfoYj1`7-A7|+t}vl{I5 zJTufx<(gw>DYX(a%=fbP`Hh{jzam;G3wE8COXNfU#ocrL3L5?E2%`9fo3U7O;hDW1 z<=Cv@2XBWY`xn@ z9U%myzuphWCHQgGXLi6{U>}Budf0*By?DAw!sdrEHM8QM#zi(C!1;^1L|y zeDlOq7i1>3B4XYL9Yf#B^dfjXKM!w&8(HKAgtHw)3R98T!kYa}un#jB?T?%*19rpZ zC(lKC%((p1S;f=+u3yPHrj_S_N>?k5Ja@q$izR3|aG{cbMx)Hx4S=EQ?Q*vE#N{yk zOM0~lAh;bY6B8CD@o!sM*rwC<@9BXo#imps!gEMt6t-eeyB3t7WRW0dWv`c?IDGiA z#u$?Ss38~+T+k6mmM@a7e=M2iqZ`1kw#~`x>f#*7I=IY5CYHuZ}nP!;k-^*g@)(;64PWY7I z9=8GFq9eVrai=t@5}ps0LkI_aOsGIh%%qq0FgL&^bNd*YE=~C|`sWx5)a^NQz>`snIIa8tnYUq})rOwttO&yCXdA$|6lDxrEq=^ewF z-K0y>YK3PR34amJZ|KA#g?9}P@v>Wg7TH|AXK>8!qPqoHym{e6FL>*J*FYf+2XxLg z%<@YCh*hf(P#HOX%IULw{UH+>ftWoLKX!{*A~fv2pa9v9N)UZmx4X5`}H zPRBcw4$&-j#YE;E7vZbW&=N{MC2?6P`ytis3VDoe0P`};N2SL*&}6L`auTB|vEP4|UU5Ap~Kt1K4Z zIb1n2Ba-MWqxkl;Zx27L>=b9?g}IBSF8i1QxoAHv=N}2?q1C;jk2l40)wMHE{c2Tg z?3jx^uXlb<5S--q3R84CP0IO)nFTWvnC4ipdL;i0CrfsFF)Dx66MSS`@d^a6pl?=> zgO7J|tuz3v{9_1wRQCn|ejztOL!#`=rFv4#%Hd(jf+&N#D2c0kBonoCkL*og1UIF) z*_=Rs`fT@z0~;T`(Uoj~A6D?qMO>W^uCm?@Xi_TEP`B64aX(*3S!m--e1c;_&ihBO zsL78{vpE-Yql-?8t9q-Lk8}~~Q#W=76;7&&#UHAfixval=PQ&Bd;k2@Xz%04W56?_ zD4^a4KHl(w#Z!pJJR?N{>P{MNh>%_eHVpc*|4 zX@&~Bjk^h|KLFOu3siRjSbd76y}+P)%=78Q`$wI}OMAelpG4 zM6?)a0k0b)TEG_7*L*TTDHA8}i2$>Onr|Kgh8Tfr(tRWbSXNx41WItQnFoAtEQt34 z#8%!`x!&HV7j%SR^f2rtXdvI{;d{VmTS4_Zz%V3G-4E=nWN8nYR_VGu_*AJ_`UMyQ zj(HLjH|wtL49eYhv1v08xPNXm2^7vDIvq66rm2rPxWVb>h1B1m!ZXogpf42#s=EP@ z5{r>TfC~7M8X-`VD?T?tQNKs0gB}ePs7AcND*yaMJ?=RGOr|P$W&%dCE2%LBCewtP zzk`%wMHig~1}gi0nb9DP_Irj!64#N52Tt+1YgC;1X+o|5Y$ zY5-cY)yQ)I88D!+x*GnAY{EjwO=?WkVAIOchKY|lbqmtfJUIo zTg5fC;8vs2>2Baw`aZChbxJPhqVBfNTZP-KZj82b2EO+zl!9C=v9f;!?tz+=1Ib5I z^jz0KI=p|h{&4asXgMxHHm?zeY%ecv+yBdc_px+>c+g^5#76Yvz zWo3^AK-Zs4rhyppg6gBdR){M;Fd8IY&*k?k?;3!c@3-mwc$?n&f^26yX3- zc!1z4Y=@g{I~>35aL;Yk>o59%E?N|ePWJ>1g(;|MM6Q7;=3cW02pV+Uvkf$fv5z~5 zhE-rY98S-mlZBuj$m53E)8&hZWX{f~(TE)z*z3rgDMAWmQjBfks3rc>VxHV%cx=+_6~|q|v$n+vBVY zJ}@bEW)0j{TU&q~*kJ`Vm7sOPnrFbR&;rR|cH%w8j%?lcHJJ%aFwty*x$Mov7%vRk zcA-|~PR7X6vVHfLg?hWM>uJHZVan)F6BRp(DY>oVg61`PZjL_=Wt=^~Dc9cKkNOe6 zzTRQCvA0-D%{IgJtIPy-^1cn${0?hOJ~&v^cbVSrnjOI{9>4N2fmhCC$YwW}T_6K* z;I>*n_qvUIYO?yu1_sL9onBv)A>^Yd(i&O>A` z?ulE&Xax4hwZ~Num1L$40PndYC_Hzlr^;A068$}gEZ#uY3NSFGNPs?p7j*t}%l2C7Qr zyk9GBgG6j?zFM=P3`wi@U%uev^D$N^*~G$+xob_pDe0mOTc zBM5)_JS`E10e#7}!Q6Pc%BL3Oqp37$c`}a$vE9w3H2lZd=-13|Mu@DWPovZS4emv% zcn=BM`hv!tKP9A$jgenY%~1H`$^^kL=ZOe5c=-ATbL24M$#(~P)0i5;SXV6a*ptT- zus`6G8>odFD59Kq(48G}`;CT`OVP4rH{z@3k6uT3GHanIl#nw(l;DG?_S9{=P;2uK z?62DR2HGWa)=_<9gQ7Jj^C0X1)C_46rWglWWId>`bDC_SE!Po*(H|z{)e)pZ+eqf7 zaq|zpx@VKI%HsG#{+%R$j0P`pZn8Pk@T}bWx6Z$%kvF*0>*Wj2w7l7}nLCrwC9;Y= zhA8aiyJ+fx5jMskWhuo1B@M5CJ*1Ae*N z5>PDt@!;jP%_eO8LT?6Pyg8BZYLa$)0pHxqtn7N{Cl*&)Z~l^SZ%WwKy1q+gOX8{N zvbJNXGci}yIwz3UAblDeX0WmirO$tD9x0 zp!*ZHsR8zKq)04Ytv;*MY(`Kc!|GuGWZ`Bv={25ztlFD3p~H~wTBs2xa)kbj?Zr4zERnKLl&=nt1BH z=B)RAv6V9}ttxX)ZrN3#wO*0G&t*vw3z6arny69E8h9Z6;iQcC%-z;?-_@PBex9fC zvf$>~gpw{{5{1_D`_?)S(kSXTXF76xJ>u!13Tpeh5QH=oN1Z->M(AKsu7~ijP53Q^ zRy$i^Y8LhclaY=Lf?2>L7=g>X)Oi1jLgReg-pLRs6qC5HBH_znHmHPdbd1!))Lr)* z2+JL0i|zC#PqrIKxn;rd(dc_!$=JnVJ8=qxaNYa^Q2IRsFY&2*CRN1vl7>z=P?%goG5mt>Hrg8JA-Y5Cl z92l)$s@)ayYAx(x#lk`BX#FdiV-0xyn1()ky{!|bUyf@5C)@VpgnG;jm}lDu7xa!3C=OYt@yv7PQ$XW((z=(3ZF%2`b=zH$(P zK>=LdYmJly0N!6FQGA#I%hQf8o-cWrIW$BwJEWFg`vH6eP!pck_a7s~o)0bU;Q~^EEUiyi^98c# z$2Lym3-Z)a0*-ese{rIvJln`bQ?&7>_=PRWZDEEdccpQjs`Hyi{(3igQ#qZmHx9__$vhzr;`nMd`g#rmGUc}dp(s+4A*LXI>SHqU^wqeIJ+TIUcLEjP_W!E<2 z)FsAxRfc{`+8!u@V#c;uOzzVcf*bvp-|>h93T#1$m`TBd-=Rwc;`?rLKc0cbjw5jb zYx9#_U&-zBOr79zw%z;X$pq_^Pq%KrI{0a?(XeTN&$(y0;^ZOjQR(`I6&mS?Pw)o{ zBD#b2!-Spk3uB?E^k4X9-usVe+`^|H0`;bb(1bXu^q>*=WAQ)iMLJ&}aQn?wDenCE zvdM6le-gdoZ>SztcJT`krcUKipXhM2oBSm;-5}jY&vv45D!u3!`HzVr z(KKxn#&?g^?T%xbC8o5e#S{j;G!(e!M6)y?U}?-d{jAfyXdF5+2?z#B_Y(mpAq15h zj77|65Y6GoIG(5kls=D0(rM>F;(7f-T6ildzoyrIpeZRHo&j!uT-HA}1 z3FZyBq!0YxAu8!86~x7>Pi+*IX_cogI|jlXDOYZyzDq5GS&GwzL1maQ1Hg7f2#Q)P zN}AAkyp!!2pt8FIm7OxpRb~EbF^^*D(M>c3KH=U-jJW)!2f6({uB5 za)L2N*a(v!CFCg#IkVE}8ex|MW5KICq@Mt#@BZ~@>idH-4zpldQ#FsD-r}o-bf`Q3 zAl)oK58P1|oS$>gh#xrH{Q#pU!@yXqu%v-A#)ivfjJm%;OvU=&dIXP;yKiG0MoO+E zW?4Apv;wLv6~+6C#5SmdIAS-;!JDvlgdorN#{s4W`!pTMn3L4^8`|dv63LeBG>mdO zN|do*IDg}sq;Dn8dGFvh2cHTQXM-}^e&!et=d z{caY&6@Q58IkbO!^GMTqz*m-&7$N5^q1cW8X4yLm^+%T3;j#n#E|Q(P~Em)66qB5lrL zJcCE$&u97HFJ`=|4n4WqD0|laHg&WYq>7$J#%Wkt#^hQ zP2k$!|FrTmHK>9|t5n78o-uRtJMB@94!YAQ#8EzJrNQ&)Oo)V02PGi$C6RPO0as_% zk-S2E#59`Ew&!xj4qb8J%B_i)ukDHrkoXcEn@2{MuI2kxb_TS*ibO)hN&C-8l$2WY zX3xD>TwGS1HAuoF#H%?T)Z2{g9=uQ0v&}&KHbWNH=7(NQrEgtnqQ_PFU$zov9(c(W&CD?iIsK+zejT zN_vyw9pc~@I8!%%g^qhRL_E^GsT+(8A)vbYjzd*y4ld)KbyA%wLXWj(Hwe2+&@~kt zt(-lw<6MScLQ#SG80+bFW2bv@o7L>c{f zOH0H<7k-?%&QW^AD8zfj1L{MZ!Np8j<{nVo%CfeODT~i?rJ0Kt*NH3yK;sSitcwFg zimKk~9#j7-^SIt>U>ihsUFIXcjaP;Bks!D3{1MtWTsgVAR+?2f$StI%v^Y=tPF3ns zTC^TodtG>KzCQG(!E+MHQSjJd4fnfNP^;mUt5rv=B)-{>5ds6eZQ9dfEzc4B%>Zvl0|JLcrblC=L#86>kgsZhs-t0DK|vAqf{Dq&Ldu2I zdE2PI^|B$iDAk(V-Di}>Ypyq^kNBurnL`)i?+!3ywO=pKYYK|v>w+(HzDG|PT{fK$ zxgjGjt|c=zuNio`|6SH&eE&P`{Zd(~KhF7I=B}jn80|EO#2<>)>upGPEFo*p-b8}@69eO|Xz_H{>#IDZ=` z_Zzui4vho(rz=%?YOi_({J;}3?RpxWUcKrzY2i#SJesn{GLXi&a?xB4|8h^=QH9XD z!9#O7LJfR}=9^wO3=LZj9d&=n=jQ%+Y{tV)u~{21G8%Mo%wOKVS%=Hf0rpmAc%5v#`p(ZQ^~|Y`B9FA={59x_x|9vG^jicIj$Cf1gzZZ-7Q&>&1&dYT?Vi z82Y@J@5e)nLs3>YCCuihE8B!UE#7AWoFEZuzr<7lX?e4|P0WnzqNm0Aib ztuUfdLbvgzgt6A^YNb*wzqQm#>fpQ;O0m_~@eHhgu2I)Gv?#RRigse|*Y~@HmVv8e zn1KdMDN5^??e(MNqdiqii`OFt - +
- + - + @@ -34,9 +34,9 @@
- - - + + +
diff --git a/lab2CA.sim/sim_1/behav/xsim/xsim.dir/dataMemory_tb_behav/webtalk/xsim_webtalk.tcl b/lab2CA.sim/sim_1/behav/xsim/xsim.dir/dataMemory_tb_behav/webtalk/xsim_webtalk.tcl index 5b4c6e5..1155c64 100644 --- a/lab2CA.sim/sim_1/behav/xsim/xsim.dir/dataMemory_tb_behav/webtalk/xsim_webtalk.tcl +++ b/lab2CA.sim/sim_1/behav/xsim/xsim.dir/dataMemory_tb_behav/webtalk/xsim_webtalk.tcl @@ -1,6 +1,6 @@ webtalk_init -webtalk_dir C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/dataMemory_tb_behav/webtalk/ webtalk_register_client -client project -webtalk_add_data -client project -key date_generated -value "Sat Mar 16 14:16:46 2019" -context "software_version_and_target_device" +webtalk_add_data -client project -key date_generated -value "Sun Mar 24 17:39:03 2019" -context "software_version_and_target_device" webtalk_add_data -client project -key product_version -value "XSIM v2018.3 (64-bit)" -context "software_version_and_target_device" webtalk_add_data -client project -key build_version -value "2405991" -context "software_version_and_target_device" webtalk_add_data -client project -key os_platform -value "WIN64" -context "software_version_and_target_device" @@ -14,7 +14,7 @@ webtalk_add_data -client project -key target_package -value "not_applicable" -co webtalk_add_data -client project -key target_speed -value "not_applicable" -context "software_version_and_target_device" webtalk_add_data -client project -key random_id -value "4e917e26-7591-4435-9135-15bd446b0238" -context "software_version_and_target_device" webtalk_add_data -client project -key project_id -value "0a5803efda44405bb28bbf43ba22e808" -context "software_version_and_target_device" -webtalk_add_data -client project -key project_iteration -value "19" -context "software_version_and_target_device" +webtalk_add_data -client project -key project_iteration -value "22" -context "software_version_and_target_device" webtalk_add_data -client project -key os_name -value "Microsoft Windows 8 or later , 64-bit" -context "user_environment" webtalk_add_data -client project -key os_release -value "major release (build 9200)" -context "user_environment" webtalk_add_data -client project -key cpu_name -value "Intel(R) Xeon(R) CPU E5-1620 v3 @ 3.50GHz" -context "user_environment" @@ -26,7 +26,7 @@ webtalk_add_data -client xsim -key Command -value "xsim" -context "xsim\\command webtalk_add_data -client xsim -key trace_waveform -value "true" -context "xsim\\usage" webtalk_add_data -client xsim -key runtime -value "60 ns" -context "xsim\\usage" webtalk_add_data -client xsim -key iteration -value "0" -context "xsim\\usage" -webtalk_add_data -client xsim -key Simulation_Time -value "0.06_sec" -context "xsim\\usage" -webtalk_add_data -client xsim -key Simulation_Memory -value "6112_KB" -context "xsim\\usage" -webtalk_transmit -clientid 2514989005 -regid "174150793_174150794_210688225_140" -xml C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/dataMemory_tb_behav/webtalk/usage_statistics_ext_xsim.xml -html C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/dataMemory_tb_behav/webtalk/usage_statistics_ext_xsim.html -wdm C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/dataMemory_tb_behav/webtalk/usage_statistics_ext_xsim.wdm -intro "

XSIM Usage Report


" +webtalk_add_data -client xsim -key Simulation_Time -value "0.05_sec" -context "xsim\\usage" +webtalk_add_data -client xsim -key Simulation_Memory -value "6128_KB" -context "xsim\\usage" +webtalk_transmit -clientid 918939418 -regid "174150793_174150794_210688225_140" -xml C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/dataMemory_tb_behav/webtalk/usage_statistics_ext_xsim.xml -html C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/dataMemory_tb_behav/webtalk/usage_statistics_ext_xsim.html -wdm C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/dataMemory_tb_behav/webtalk/usage_statistics_ext_xsim.wdm -intro "

XSIM Usage Report


" webtalk_terminate diff --git a/lab2CA.sim/sim_1/behav/xsim/xsim.dir/dataMemory_tb_behav/xsim.mem b/lab2CA.sim/sim_1/behav/xsim/xsim.dir/dataMemory_tb_behav/xsim.mem index acd1f530eeb0a65a886a12429d3d9c95c2104410..a201b29e0ae3a4badc68dbc0afb071ff63947a90 100644 GIT binary patch delta 1856 zcmZ9Kdpy(oAIFuX=tSDAv@A*b>9}>FcG&u7|qP=cIMIVuixjN*W>YeJU^e$`|)@`Gj)Uq^_2eaP%nHh z8vd8TReE$40BiHT74KA1irltz%QFCk2DR1JrWC2j!GI=k{e@#8i&ekjYNP2uJ+4Da zHfG(fd*=|5uL%qAew%7)u$uhjz;xHVyV#ra95m#Qck6^vAyMWn{=JEI>86o`ll+0) zgMJI3f+OcFvp=0?3t6Yx)}emk1jd?f8z#s_1 zOu&KWJ*d;qHIh1b+q`IoKXUcn9GEe!r}uqnvBg>Zo(8E& zj2?9-0hY8q_DU*I|N0Ozg_Fhflp!+IwX@u7Elj#2tsS|uBfRXWmC{zjRC8dt4$y6A ztDriUH+aki9H75Fw~8ATEEr^t!8f?4@vF%tL4}7|+iYU2_@A z6HNX&Jh0HhRqpJT1e8A``4u^HL3lo5^l~`z!{5a)%(Q^fccgw-7E;|0O!M89*h6de zeTVUj9gOz>Jb+`C_zD=MC!_FTzi-|-wq7GhO*_V|iDs(Z6&f^q0oB|S<6-;Jo?p51 zv8R+!rJ6-?WA@FbFE%0XoqU-;yDuR@V>###NgQ^Re2i$OUZZvwT;v|F9MbA=ZCRdJ zS!(1Nbl+}(ZYVoz7|Gf(cbQ>woA7H)_X`yBCy?331iw^ZX(O{3&N|M-0STnc^rpmM zEVtZgp}^4%piTt=oD_i&E{e%rlbo&Mp@NA=lgt)TfZbvW@^)DZ`f%0d$lLwwf{lfl z@HlD~#dFp9y|PbSBZrox+ATSp2HUTDfFEJh_M?^AEbj)caz(+ouM!l2d9$HC9d8a~ za0-EXz5=%ILhaVTi(?z*5xe38>$bKG3tKzsCRx zrJ&+RIJ^^6=UQlu%t}6Q=xz($1C=bFcj1e*QnynQd_0(~>*Ck;2)@rp({me#;ek>M zr`S?v<&+V+zbX>NI*7p@`SxcSajvEPF~F`dMGxe{?@2A3W7)%T zDz3#heyC$7qi08G@8hz4j3tAb1N6emXY7dGw7K|k>_<5iU0iLJq_$R8W#<@sf9x-< z5-}p7;?H#Y<9)9>)^ymh4`xzGsUO+;{lgsOO;~ z{OVD~Lo=ZnqX!lDb7a<+u5Q6spW-)1*h$>&gs{FB%eS|xv6HM%DSM&Z!0SyRmsIz1 z0S=^DChl2EK0}a-xtL(0QPLCE-^>$9_(`|KexO}{8m<_~!JcfX7^vwbu>v||P7}IF zFb{c+4LnCp-S8r%9rCMR%1`It#JtP~sU^auAFpw}2me_3Y?EZv}#vxZV z-91+fieimI83iGP*n1?%Lv!ADIm}i55U45EzxR0F`S;2l5?5#)pZ7)t1CAOaHN<=f zbY^5>ocI9x<=sW;M@YDgnngdkWz_~!AL063uAetIxAyo8#aZ+c9w1frk$a}WAPV(Z z-wl+=eQT=~Isu?#f>wo~GV`vVw&J%g@-D@vh9IQ0F$ZSGpv)!GCBn`8oAT#*enbq= zjt0^|Hpm)MVf&f0t3r%_D@Q{-H5J;2;GVWc0Q&nVg`)8tvOG0^OXX7K4o9Hs)}#m1OZU?fTHMk${J1NJfO3h@AmUw(HL{;{TGjZxhF^zbSqWpl zqdyQp5w0HOiBRRY9fFYA;%_T``Lb7I;7cs6FV^I8?Ita4D>4gM3kp=PZt!Zp%Uk{i z@2_uf`**M?A=B2QCrYKWF}%`w`006ahn0H?!j-YPk90EHL2drAPl9V?o>-1=Vou^o*-ki)!4X` kjuY_#EBizjH5{BgsFq%lqmn%5&@r$RUL{xRTvw<413Hk+h5!Hn delta 1888 zcmZ9~dpy(o8vt+)c5Fjl;hq;@oyxlWvZOLD(VF8dlHms~;)%O#h{ zHMy0ep_qgwnw^Nb55ru}Y;3bLzw`U+_xa~}eV*s@d7eL>H|s>cf~wH}osmobCO-Zz z#x<#uKtQ79zuA-GLPC+k>#iR6WgTUeTsumuwSP=4do?HN+R{A6^X*Z#eRR(H{(0|o z>ngX7m$m*?5n2y>#pe>BPd8O`)umA9)nD{#l!)@Zy~~Ua;)vjRiOfZu=)6R+AuHxj zG||H}*X3GxfWbR7f$=Ar5WVzyZ74vSz70%VA^&aDef_5ew!&)uqqwNVC>s?bJFQ}2 z-PX-W8Dt6$VlPA}n}d;NuZ&rIRzZjE2*syO+1zJE#DVrOzpn`o*t zTAX>m#e#23J|Qbyvs8I$5Vy0(IMcij)p7Bjs%vF>r&H!z8Vax^qn^fHB{d=!cuR?z z+3)xP-Z~fJ@%lD2Z8Zh&Lg{z@wIO_y2II9ELv%_c1F9KhWV^CE7>FINE93WZ-%`rs zjQyroeXgX;YHYdiEu<=wTxD8|-`tE`TbyoG@Qj)G2;BmPs|d-c0CVPF4?c}&Ww^p) z>w3{2LY!c*C!AY5jO#JSgJ8fYJxA$9zLAAhQcnjhIBG3sUSaE_Goy3okG`cGDtx56 z*qMuscem$MGwoumYwv!IQgT{Zt{_GGE_dcf{3f7WWitNwUenN`?>O<jUG`tI64a!N)Zq z$Lis$zL2c%`9o3H8p`idZXm;38_O{RLQsFp(tX~^;m@GaqALGp^6e@3Z_I?~u+Aqs znU&BGG|yNTZuRLg-m^kKOuwM1G;eg~t8brp1?)}v77LtCl_j&XcD3Hv%K26E0-Op+2U33zD*DZ`e)z(TnXtlU zN@b8l=*EVUd61ucsxMJR)Cac0mqH^zWZtRxfYQgLG_{M#TSf#O=I#e6%^)$_{&&%q zf;Z&=|7BZ2)=@?JGBu!P{Wlx&jBtvxg{v885-MJdXbUWC|w9QMr272=ISvebl z!WjU8n-Ao`MaX;DQUCWJM3&xFP;A|lWqL`E3AZ*^Jb&+JXAx(rAX-AG{N z+_a2f^9CRkSr@9e)O@c~8>%-1a32`*EeiQn6*Ssy;6Si({luO1Ft0F9@s^6P9wy4>i_nK5%472Co?+;6U<0TmltWwuRT|qNUJS zS75a>@?bcM8klcufq^W86}kV}mG1%p+xW6D?({19P^M}fy`Ah-(EgAcpMav9%wyE{ zJg%>>dEZD7fkG=JDX^xs)Bs*`WIW%5Am(=_kA3X6#xL@f{y-&k!pNccRdQ-h-&Cc2 z;9Q)U$@0;so|+rYu_4>tkpm$b?}D{dnj#+OX$1>r`7k39L|JJ|ia=-e27eD2C>nm_;uraQkf=LhW=R?x5+EGh zFu9%`c64#j6`rSFqWKG0D{p%fNtg@|xqOyxx~K9aw8&B@ILf`Mf1-&zjnKT|u%^*z z>r2^01_yp?#@vU)TohZ3uBIkTnYCdY)pwoNQdz{_>05o_YfYoM5I+jRM)Onog`#5$ V9%i5mBz#h6bZ%RhaBdn^ - +
- + - + @@ -34,9 +34,9 @@
- - - + + +
diff --git a/lab2CA.sim/sim_1/behav/xsim/xsim.dir/instructionMemory_tb_behav/webtalk/xsim_webtalk.tcl b/lab2CA.sim/sim_1/behav/xsim/xsim.dir/instructionMemory_tb_behav/webtalk/xsim_webtalk.tcl index b491427..898bf47 100644 --- a/lab2CA.sim/sim_1/behav/xsim/xsim.dir/instructionMemory_tb_behav/webtalk/xsim_webtalk.tcl +++ b/lab2CA.sim/sim_1/behav/xsim/xsim.dir/instructionMemory_tb_behav/webtalk/xsim_webtalk.tcl @@ -1,6 +1,6 @@ webtalk_init -webtalk_dir C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/instructionMemory_tb_behav/webtalk/ webtalk_register_client -client project -webtalk_add_data -client project -key date_generated -value "Sat Mar 16 13:18:24 2019" -context "software_version_and_target_device" +webtalk_add_data -client project -key date_generated -value "Sun Mar 24 17:39:06 2019" -context "software_version_and_target_device" webtalk_add_data -client project -key product_version -value "XSIM v2018.3 (64-bit)" -context "software_version_and_target_device" webtalk_add_data -client project -key build_version -value "2405991" -context "software_version_and_target_device" webtalk_add_data -client project -key os_platform -value "WIN64" -context "software_version_and_target_device" @@ -14,7 +14,7 @@ webtalk_add_data -client project -key target_package -value "not_applicable" -co webtalk_add_data -client project -key target_speed -value "not_applicable" -context "software_version_and_target_device" webtalk_add_data -client project -key random_id -value "4e917e26-7591-4435-9135-15bd446b0238" -context "software_version_and_target_device" webtalk_add_data -client project -key project_id -value "0a5803efda44405bb28bbf43ba22e808" -context "software_version_and_target_device" -webtalk_add_data -client project -key project_iteration -value "4" -context "software_version_and_target_device" +webtalk_add_data -client project -key project_iteration -value "16" -context "software_version_and_target_device" webtalk_add_data -client project -key os_name -value "Microsoft Windows 8 or later , 64-bit" -context "user_environment" webtalk_add_data -client project -key os_release -value "major release (build 9200)" -context "user_environment" webtalk_add_data -client project -key cpu_name -value "Intel(R) Xeon(R) CPU E5-1620 v3 @ 3.50GHz" -context "user_environment" @@ -24,9 +24,9 @@ webtalk_add_data -client project -key system_ram -value "34.000 GB" -context "us webtalk_register_client -client xsim webtalk_add_data -client xsim -key Command -value "xsim" -context "xsim\\command_line_options" webtalk_add_data -client xsim -key trace_waveform -value "true" -context "xsim\\usage" -webtalk_add_data -client xsim -key runtime -value "40 ns" -context "xsim\\usage" +webtalk_add_data -client xsim -key runtime -value "45 ns" -context "xsim\\usage" webtalk_add_data -client xsim -key iteration -value "0" -context "xsim\\usage" -webtalk_add_data -client xsim -key Simulation_Time -value "0.06_sec" -context "xsim\\usage" -webtalk_add_data -client xsim -key Simulation_Memory -value "6108_KB" -context "xsim\\usage" -webtalk_transmit -clientid 3866550317 -regid "174150793_174150794_210688225_140" -xml C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/instructionMemory_tb_behav/webtalk/usage_statistics_ext_xsim.xml -html C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/instructionMemory_tb_behav/webtalk/usage_statistics_ext_xsim.html -wdm C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/instructionMemory_tb_behav/webtalk/usage_statistics_ext_xsim.wdm -intro "

XSIM Usage Report


" +webtalk_add_data -client xsim -key Simulation_Time -value "0.03_sec" -context "xsim\\usage" +webtalk_add_data -client xsim -key Simulation_Memory -value "6124_KB" -context "xsim\\usage" +webtalk_transmit -clientid 643401725 -regid "174150793_174150794_210688225_140" -xml C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/instructionMemory_tb_behav/webtalk/usage_statistics_ext_xsim.xml -html C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/instructionMemory_tb_behav/webtalk/usage_statistics_ext_xsim.html -wdm C:/Users/ecelab/ECE3570-Lab/lab2CA.sim/sim_1/behav/xsim/xsim.dir/instructionMemory_tb_behav/webtalk/usage_statistics_ext_xsim.wdm -intro "

XSIM Usage Report


" webtalk_terminate diff --git a/lab2CA.sim/sim_1/behav/xsim/xsim.dir/instructionMemory_tb_behav/xsim.mem b/lab2CA.sim/sim_1/behav/xsim/xsim.dir/instructionMemory_tb_behav/xsim.mem index e849de93e2d345df8d7050ad73c037ae5cd25cc8..2a447a485cdd1733c13b59b675f5769aba77da72 100644 GIT binary patch delta 1648 zcmV-$29NoU7@-&<000000000000000000005I6t;000002si)$00000z&WuoR|Szk z50i)mXn({x00000001Qh004La?OIE08&wp2i5rtpC}}AaDB$obs1mWqzqD-Jswy9e zLWNYpZgA33uyEqYcAI8J#DX1CS#<+ym#{&s0I_NLik45+3K11bvt`#Tkb+PpbML%& z#&;Y$nUJwa+If;Qch0%*&Ut6vn~xo(R@WM$$$y@JHxbD30Bw6r0&Nk>F1{H38>)3lKakJ@^2Cmjm*>|Z^ z!H}SS%40=3J9``XsU2X4YmSD@!oW`x|YZN+Z|vdfK2mrEED}ycqL| z6IV?3dUXy^5AzY3*zYhuS3ET8Mmn{lk)N1ZtJ`88!9VoIel$PfNU&|>r*!vm9|6WJ$lK^NMMj*E55_)Hm^8TXFq8d~gg1j4dsa&d;oSNtog}0Ccf13I6 zN$k@vU!_TLgXYKcG=9FHx^u+f;abvst>vh>r_}TxdPM<)zJ<8f*C2gIs81jC8N8eN zVxsumRjm&g^u0cy^$qk4sv_m{&wp*Me+CyNLI~lG_U;Z*am45Y#+i2teuv?KF~3Fd zi@)pf0b^c%FFR*=V9XDS{+}5h81q{Nf6DN{nBOM&X~P49zYE`58T=DzM9OptW?q@MtZ|@S0^{8Sy&+&EaW^bSG(j(lr zMPGL|(|LQ3AYQlb@C_cW54>7+;|T9ujGUeGpD%En$Jc7KQ!RPmI8XkILZu}S9Oua| zZ=Y+)1IKyvGr!joEqUNLPk(-wx%jJp9N;*QelGUf#g;s9I4>vr^?A8Y=j8+H#n(&s zycpao6iUGAnr)UsM(F2auO(XaGRJEM&xibM$RA!$9}(_VytM7BTVXwUMnys7K;%H= zK;%H=fN`_DNV}khk!_73fC=o*F-Id+@^M3=PV&P}~+yaa< zcM3jXcwo#wDEP)tx<4@H9}@h$;elcNhriL|-$&#Bg7W#f${oMKMTrnX|M(vk6$?fm zFwQhzZMazp!vllhH>XrCr_}!PbaAGZ&gE>&Bl0;rtDdb?-*k>a9ZDhJvg|bKWcJz_HC`SqgUsda9O8V|&LhsI?GaPYqJoxs$*I5Mj2COQ()c7P zv(kPfV_O+NlC`a@53xpUE2j=TlRQ#$s*bs00000000000000000000SUdm#00000P&@zt000002tKhfR|Szk z50i)mXnzbo00000000sO004La?OIE08&wp2Ng5X@AD2(cr;xOSk3iTN{}R~HDk>j| zq6&e^ZknW{VAc7^<1}QItXQzy*i_ z?KZz21+o@!=;Tx3bkrl1Ljp0z%W;8(EgqmA_i`w3=&bXzQ|4|KV|*h&|4wW+sx{`< zZKC&&-P%Z)+0mi)wW^G|jeKpV-o@*p*V}5o^*rX!z2tyn9l%r0p;#WuVSbG9Cf~;q zw13mrzi83Q_w#CB2N!PGp!XK|RNwRa!43Y(d1^-gZKuC4@7bVt+xtvv4-;el+{=96 z?OM0;Tw!A9iFJm!XoN5{te@B?Tym?|tA?8|gg&I~G@bH-zg0iwSopKmKCGYeT(Qo^ zF2{aq2iPIGW*R%zoN4AKkHqyzo{Ju)>3@l}c|%AyPq|S z9>n(+CN~Nd85xN^_Jm* zF@KZb=M4{x`I`lA8y*<*^82DE4G)a@q!{08cwo%$75w^-T0b!O+jpU7iPz^Ys&$m1 zUjc#h^`6su6Qp;Zl6<`e$GE6_srPnKy!w4mFLRs=y;Y+5e)cfweVuUZM|I{G?>Z(* z?Z|N8Q9Z3=AL{GQ9`fM~LA)>7CuMLBqieidb>oQd5ok|;7kt0KaUNf*(R%Chz;T}Z zX;k&wU_Ef0C%-hhT$cxq^MB~)MSfeZ%LB)G^1Gh-x;$|3d-{FtcMtjf294$GoaeW} z{S!tKu)11XppX&zxs2Z~f1`b3jQ0SZ_jqq$f1D>gSjitA2eAXO1F-|K1F-|wlmm;e zd3SAp&c{+Z{PkV^96Y4@)CxiTJmF;;+#e80P`fL0beE`E{Yu~0fqyZ7x8T5rnKtH;(Sb0rk}{_56V`f1lvj z3=a(Y7nijDM@auCl+Vv^o_>Ri5)p(!{e7b1pwS16GY<%UpW%Tqe^Bt%FZBF@F@L|{ z*9;Gg`F_E#8Xg$)4}S>$tl@z%|DfP!4G)a@hXjAz@W9}I((IEY`TsTL^DI37+p>SW z%ATrD)!luE(6{=z_74y^=sfg}UMD%y`7whhf-hW6Df8OL(HFyLf zMTt%IcHJp5mOl;Z1qZ!XjE{RsZ<5OK=U-mc|IFV+SFg}py%f~T9Phza?I4LR(d$*W zIFUM8ET@Z;ZlydkRw+(R9(5+B%5!#Q)E;$S89ANyaw>Dvjuyg9Esq!i3WX>KkQQm&sM3gz8ibn^KZdrE5RLNxQtQs$k zmcZo;b{=sdXBQCXGWMV;XHh*%J?~UraK=Ymw>UnT&)8Nbh-7Um8$@!pl?x!&pl#*V z@Du5mT&L`&oiV30GMYXzd?cG69C++Gis?8rd^qKn$12>kJ2g`tb6nd>Pdc+3?M$5x bRjD|Urgwyj)T~eQ^l7-)()9OVOO*{Ac;QHI diff --git a/lab2CA.srcs/sources_1/new/CPU9bits.v b/lab2CA.srcs/sources_1/new/CPU9bits.v index e16b212..f04a2f4 100644 --- a/lab2CA.srcs/sources_1/new/CPU9bits.v +++ b/lab2CA.srcs/sources_1/new/CPU9bits.v @@ -190,7 +190,7 @@ module CPU9bits_tb(); reset = 1'b1; #10 reset = 1'b0; - #850 + #50000 diff --git a/lab2CA.srcs/sources_1/new/dataMemory.v b/lab2CA.srcs/sources_1/new/dataMemory.v index c35f3d9..7c55a60 100644 --- a/lab2CA.srcs/sources_1/new/dataMemory.v +++ b/lab2CA.srcs/sources_1/new/dataMemory.v @@ -6,27 +6,10 @@ module dataMemory( output reg [8:0] readData ); - reg [8:0] memory [15:0]; + reg [8:0] memory [23:0]; initial begin // String Compare Memory - memory[0] <= 9'b000000100; - memory[1] <= 9'b000001000; - memory[2] <= 9'b000001100; - memory[3] <= 9'b010101010; - memory[4] <= 9'b000001111; - memory[5] <= 9'b000000100; - memory[6] <= 9'b000000011; - memory[7] <= 9'b000000111; - memory[8] <= 9'b000001111; - memory[9] <= 9'b000000100; - memory[10] <= 9'b000000010; - memory[11] <= 9'b000000000; - memory[12] <= 9'b000000000; - memory[13] <= 9'b000000000; - memory[14] <= 9'b000000000; - memory[15] <= 9'b000000000; -// // String Compare Memory // memory[0] <= 9'b000000100; // memory[1] <= 9'b000001000; // memory[2] <= 9'b000001100; @@ -34,7 +17,7 @@ module dataMemory( // memory[4] <= 9'b000001111; // memory[5] <= 9'b000000100; // memory[6] <= 9'b000000011; -// memory[7] <= 9'b000000000; +// memory[7] <= 9'b000000111; // memory[8] <= 9'b000001111; // memory[9] <= 9'b000000100; // memory[10] <= 9'b000000010; @@ -46,8 +29,8 @@ module dataMemory( // Bubble Sort Initial Memory - memory[0] <= 9'b000011000; - memory[1] <= 9'b000000000; + memory[0] <= 9'b000010110; + memory[1] <= 9'b000100010; memory[2] <= 9'b000100000; memory[3] <= 9'b010001000; memory[4] <= 9'b010010000; diff --git a/lab2CA.srcs/sources_1/new/instructionMemory.v b/lab2CA.srcs/sources_1/new/instructionMemory.v index 047693d..d0b7019 100644 --- a/lab2CA.srcs/sources_1/new/instructionMemory.v +++ b/lab2CA.srcs/sources_1/new/instructionMemory.v @@ -34,57 +34,16 @@ module instructionMemory( //String Compare - memory[0] <= 9'b000000000; - memory[1] <= 9'b010000000; - memory[2] <= 9'b010001000; - memory[3] <= 9'b010010000; - memory[4] <= 9'b010011000; - memory[5] <= 9'b000100000; - memory[6] <= 9'b011001001; - memory[7] <= 9'b000101010; - memory[8] <= 9'b011010010; - memory[9] <= 9'b000110100; - memory[10] <= 9'b011011011; - memory[11] <= 9'b000111110; - memory[12] <= 9'b101010000; - memory[13] <= 9'b101000010; - memory[14] <= 9'b101001100; - memory[15] <= 9'b101011110; //ends initialization - memory[16] <= 9'b101000011; - memory[17] <= 9'b101001101; - memory[18] <= 9'b000110000; - memory[19] <= 9'b000111010; - memory[20] <= 9'b110010001; - memory[21] <= 9'b100100001; - memory[22] <= 9'b100110000; - memory[23] <= 9'b110011001; - memory[24] <= 9'b100100001; - memory[25] <= 9'b100101101; - memory[26] <= 9'b011000001; - memory[27] <= 9'b011001001; - memory[28] <= 9'b101000010; - memory[29] <= 9'b101001100; - memory[30] <= 9'b010110111; - memory[31] <= 9'b110010001; - memory[32] <= 9'b101110001; - memory[33] <= 9'b101000001; - memory[34] <= 9'b101001111; - memory[35] <= 9'b001001000; - memory[36] <= 9'b011000001; - memory[37] <= 9'b101000000; - memory[38] <= 9'b101110111; - memory[39] <= 9'b000000000; - -// memory[0] <= 9'b000000000; -// memory[1] <= 9'b010000000; -// memory[2] <= 9'b010001000; -// memory[3] <= 9'b010010000; -// memory[4] <= 9'b010011000; -// memory[5] <= 9'b000100000; -// memory[6] <= 9'b011001001; -// memory[7] <= 9'b000101010; -// memory[8] <= 9'b011010010; -// memory[9] <= 9'b000110100; +// memory[0] <= 9'b000000000; +// memory[1] <= 9'b010000000; +// memory[2] <= 9'b010001000; +// memory[3] <= 9'b010010000; +// memory[4] <= 9'b010011000; +// memory[5] <= 9'b000100000; +// memory[6] <= 9'b011001001; +// memory[7] <= 9'b000101010; +// memory[8] <= 9'b011010010; +// memory[9] <= 9'b000110100; // memory[10] <= 9'b011011011; // memory[11] <= 9'b000111110; // memory[12] <= 9'b101010000; @@ -107,13 +66,13 @@ module instructionMemory( // memory[29] <= 9'b101001100; // memory[30] <= 9'b010110111; // memory[31] <= 9'b110010001; -// memory[32] <= 9'b101110010; -// memory[33] <= 9'b101000000; -// memory[34] <= 9'b101001110; +// memory[32] <= 9'b101110001; +// memory[33] <= 9'b101000001; +// memory[34] <= 9'b101001111; // memory[35] <= 9'b001001000; // memory[36] <= 9'b011000001; // memory[37] <= 9'b101000000; -// memory[38] <= 9'b101111000; +// memory[38] <= 9'b101110111; // memory[39] <= 9'b000000000; @@ -136,8 +95,8 @@ module instructionMemory( // Check if at the end of the array // EndChk: memory[12] <= 9'b101001001; // bankl $b, $0 - memory[13] <= 9'b011101000; // slt $b, $a - memory[14] <= 9'b110001010; // beq $b, JSC + memory[13] <= 9'b011101000; // slt $b, $a + memory[14] <= 9'b110001001; // beq $b, JSC memory[15] <= 9'b100100001; // jf LoadNext // JSC: memory[16] <= 9'b100110100; // jf SwapChk @@ -150,8 +109,8 @@ module instructionMemory( memory[21] <= 9'b000111010; // lb $d, $b // Compare loaded values to see if they need to be swapped memory[22] <= 9'b101011110; // banks $d, $3 - memory[23] <= 9'b011111100; // slt $d, $c - memory[24] <= 9'b110011010; // beq $d, JI + memory[23] <= 9'b011111100; // slt $d, $c + memory[24] <= 9'b110011001; // beq $d, JI memory[25] <= 9'b100100001; // jf Swap // JI: memory[26] <= 9'b101110010; // jb Inc @@ -170,7 +129,7 @@ module instructionMemory( // Check to see if any swaps have been made in the last iteration // SwapChk: memory[37] <= 9'b101001011; // bankl $b, $1 - memory[38] <= 9'b110001001; // beq $b, JE + memory[38] <= 9'b110001001; // beq $b, JE memory[39] <= 9'b100100001; // jf Reset // JE: memory[40] <= 9'b100100011; // jf End @@ -184,69 +143,69 @@ module instructionMemory( // Binary Search - memory[0] <= 9'b000000000; - memory[1] <= 9'b000000000; - memory[2] <= 9'b000000000; - memory[3] <= 9'b000000000; - memory[4] <= 9'b000000000; - memory[5] <= 9'b011001011; //addi R1, 3 (N = 3) - memory[6] <= 9'b011001011; //addi R1, 3 (N = 3) - memory[7] <= 9'b011001011; //addi R1, 3 (N = 3) - memory[8] <= 9'b011001011; //addi R1, 3 (N = 3) - memory[9] <= 9'b011001011; //addi R1, 3 (N = 3) - memory[10] <= 9'b011011010; //addi R3, 2 (inputAddr = 2) - memory[11] <= 9'b000111110; //lb R3, R3 - memory[12] <= 9'b101011010; //banks R3, 1 - memory[13] <= 9'b011001011; //addi R1, 3 (N = 3) - memory[14] <= 9'b101000000; //loop: banks R0, 0 - memory[15] <= 9'b011100010; //slt R0, R1 - memory[16] <= 9'b110000001; //beq R0, Exit - memory[17] <= 9'b100100001; //j Skip0 - memory[18] <= 9'b100101111; //Exit: j Loose - memory[19] <= 9'b101000001; //Skip0: bankl R0, 0 - memory[20] <= 9'b010110000; //add R2, R0 - memory[21] <= 9'b010110010; //add R2, R1 - memory[22] <= 9'b111110001; //srl R2 - memory[23] <= 9'b101011011; //bankl R3,1 - memory[24] <= 9'b010111100; //add R3, R2 - memory[25] <= 9'b101001100; //banks R1, 2 - memory[26] <= 9'b000100110; //lb R0, R3 - memory[27] <= 9'b010001000; //zero R1 - memory[28] <= 9'b011001001; //addi R1, 1 (numAddr = 1) - memory[29] <= 9'b000101010; //lb R1, R1 - memory[30] <= 9'b100100001; //j SkipU - memory[31] <= 9'b101110010; //j TransLoop - memory[32] <= 9'b101010110; //SkipU: banks R2, 3 - memory[33] <= 9'b100100001; //j SkipD - memory[34] <= 9'b100110111; //j TransLoose - memory[35] <= 9'b010010000; //SkipD: zero R2 - memory[36] <= 9'b010110010; //add R2, R1 - memory[37] <= 9'b010101001; //sub R1, R0 - memory[38] <= 9'b110001001; //beq R1, Go1 - memory[39] <= 9'b100100001; //j Skip1 - memory[40] <= 9'b100101001; //Go1: j Win - memory[41] <= 9'b010001000; //Skip1: zero R1 - memory[42] <= 9'b010101100; //add R1, R2 - memory[43] <= 9'b011100010; //slt R0, R1 - memory[44] <= 9'b110000001; //beq R0, Go2 - memory[45] <= 9'b100100110; //j Skip2 - memory[46] <= 9'b010000000; //Go2: zero R0 - memory[47] <= 9'b011000001; //addi R0, 1 - memory[48] <= 9'b101001111; //bankl R1,3 - memory[49] <= 9'b010100010; //add R0, R1 - memory[50] <= 9'b101001101; //bankl R1,2 - memory[51] <= 9'b101110101; //j loop - memory[52] <= 9'b010001000; //Skip2: zero R1 - memory[53] <= 9'b011001111; //addi R1, -1 - memory[54] <= 9'b101000111; //bankl R0, 3 - memory[55] <= 9'b010101000; //add R1, R0 - memory[56] <= 9'b101000001; //bankl R0,0 - memory[57] <= 9'b101111011; //j loop - memory[58] <= 9'b010000000; //Loose: zero R0 - memory[59] <= 9'b011000111; //addi R0, -1 - memory[60] <= 9'b101000110; //banks R0, 3 - memory[61] <= 9'b100100000; //j Win - memory[62] <= 9'b000000000; //Win: halt +// memory[0] <= 9'b000000000; +// memory[1] <= 9'b000000000; +// memory[2] <= 9'b000000000; +// memory[3] <= 9'b000000000; +// memory[4] <= 9'b000000000; +// memory[5] <= 9'b011001011; //addi R1, 3 (N = 3) +// memory[6] <= 9'b011001011; //addi R1, 3 (N = 3) +// memory[7] <= 9'b011001011; //addi R1, 3 (N = 3) +// memory[8] <= 9'b011001011; //addi R1, 3 (N = 3) +// memory[9] <= 9'b011001011; //addi R1, 3 (N = 3) +// memory[10] <= 9'b011011010; //addi R3, 2 (inputAddr = 2) +// memory[11] <= 9'b000111110; //lb R3, R3 +// memory[12] <= 9'b101011010; //banks R3, 1 +// memory[13] <= 9'b011001011; //addi R1, 3 (N = 3) +// memory[14] <= 9'b101000000; //loop: banks R0, 0 +// memory[15] <= 9'b011100010; //slt R0, R1 +// memory[16] <= 9'b110000001; //beq R0, Exit +// memory[17] <= 9'b100100001; //j Skip0 +// memory[18] <= 9'b100101111; //Exit: j Loose +// memory[19] <= 9'b101000001; //Skip0: bankl R0, 0 +// memory[20] <= 9'b010110000; //add R2, R0 +// memory[21] <= 9'b010110010; //add R2, R1 +// memory[22] <= 9'b111110001; //srl R2 +// memory[23] <= 9'b101011011; //bankl R3,1 +// memory[24] <= 9'b010111100; //add R3, R2 +// memory[25] <= 9'b101001100; //banks R1, 2 +// memory[26] <= 9'b000100110; //lb R0, R3 +// memory[27] <= 9'b010001000; //zero R1 +// memory[28] <= 9'b011001001; //addi R1, 1 (numAddr = 1) +// memory[29] <= 9'b000101010; //lb R1, R1 +// memory[30] <= 9'b100100001; //j SkipU +// memory[31] <= 9'b101110010; //j TransLoop +// memory[32] <= 9'b101010110; //SkipU: banks R2, 3 +// memory[33] <= 9'b100100001; //j SkipD +// memory[34] <= 9'b100110111; //j TransLoose +// memory[35] <= 9'b010010000; //SkipD: zero R2 +// memory[36] <= 9'b010110010; //add R2, R1 +// memory[37] <= 9'b010101001; //sub R1, R0 +// memory[38] <= 9'b110001001; //beq R1, Go1 +// memory[39] <= 9'b100100001; //j Skip1 +// memory[40] <= 9'b100101001; //Go1: j Win +// memory[41] <= 9'b010001000; //Skip1: zero R1 +// memory[42] <= 9'b010101100; //add R1, R2 +// memory[43] <= 9'b011100010; //slt R0, R1 +// memory[44] <= 9'b110000001; //beq R0, Go2 +// memory[45] <= 9'b100100110; //j Skip2 +// memory[46] <= 9'b010000000; //Go2: zero R0 +// memory[47] <= 9'b011000001; //addi R0, 1 +// memory[48] <= 9'b101001111; //bankl R1,3 +// memory[49] <= 9'b010100010; //add R0, R1 +// memory[50] <= 9'b101001101; //bankl R1,2 +// memory[51] <= 9'b101110101; //j loop +// memory[52] <= 9'b010001000; //Skip2: zero R1 +// memory[53] <= 9'b011001111; //addi R1, -1 +// memory[54] <= 9'b101000111; //bankl R0, 3 +// memory[55] <= 9'b010101000; //add R1, R0 +// memory[56] <= 9'b101000001; //bankl R0,0 +// memory[57] <= 9'b101111011; //j loop +// memory[58] <= 9'b010000000; //Loose: zero R0 +// memory[59] <= 9'b011000111; //addi R0, -1 +// memory[60] <= 9'b101000110; //banks R0, 3 +// memory[61] <= 9'b100100000; //j Win +// memory[62] <= 9'b000000000; //Win: halt end diff --git a/lab2CA.xpr b/lab2CA.xpr index 64c236e..b288b98 100644 --- a/lab2CA.xpr +++ b/lab2CA.xpr @@ -3,7 +3,7 @@ - +