# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"regFile_tb_time_impl.v" \
"../../../../../lab2CA.srcs/sources_1/new/BasicModules.v" \
"../../../../../lab2CA.srcs/sources_1/new/RegFile.v" \

# Do not sort compile order
nosort