clk clk writeEnable writeEnable address[8:0] address[8:0] writeData[8:0] writeData[8:0] readData[8:0] readData[8:0]