35 lines
1.3 KiB
Plaintext
35 lines
1.3 KiB
Plaintext
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
|
|
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|
|
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec 6 23:38:27 MST 2018
|
|
| Date : Wed Mar 13 11:13:48 2019
|
|
| Host : DESKTOP-CSFKQTV running 64-bit major release (build 9200)
|
|
| Command : report_methodology -file CPU9bits_methodology_drc_routed.rpt -pb CPU9bits_methodology_drc_routed.pb -rpx CPU9bits_methodology_drc_routed.rpx
|
|
| Design : CPU9bits
|
|
| Device : xc7k160tifbg484-2L
|
|
| Speed File : -2L
|
|
| Design State : Fully Routed
|
|
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|
|
|
|
Report Methodology
|
|
|
|
Table of Contents
|
|
-----------------
|
|
1. REPORT SUMMARY
|
|
2. REPORT DETAILS
|
|
|
|
1. REPORT SUMMARY
|
|
-----------------
|
|
Netlist: netlist
|
|
Floorplan: design_1
|
|
Design limits: <entire design considered>
|
|
Max violations: <unlimited>
|
|
Violations found: 0
|
|
+------+----------+-------------+------------+
|
|
| Rule | Severity | Description | Violations |
|
|
+------+----------+-------------+------------+
|
|
+------+----------+-------------+------------+
|
|
|
|
2. REPORT DETAILS
|
|
-----------------
|
|
|