7 lines
139 B
Plaintext
7 lines
139 B
Plaintext
# compile verilog/system verilog design source files
|
|
verilog xil_defaultlib \
|
|
"RegFile_time_impl.v" \
|
|
|
|
# Do not sort compile order
|
|
nosort
|