202 lines
8.4 KiB
Plaintext
202 lines
8.4 KiB
Plaintext
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
|
|
-------------------------------------------------------------------------------------------------------------
|
|
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec 6 23:38:27 MST 2018
|
|
| Date : Wed Mar 13 12:46:00 2019
|
|
| Host : DESKTOP-CSFKQTV running 64-bit major release (build 9200)
|
|
| Command : report_utilization -file CPU9bits_utilization_placed.rpt -pb CPU9bits_utilization_placed.pb
|
|
| Design : CPU9bits
|
|
| Device : 7k160tifbg484-2L
|
|
| Design State : Fully Placed
|
|
-------------------------------------------------------------------------------------------------------------
|
|
|
|
Utilization Design Information
|
|
|
|
Table of Contents
|
|
-----------------
|
|
1. Slice Logic
|
|
1.1 Summary of Registers by Type
|
|
2. Slice Logic Distribution
|
|
3. Memory
|
|
4. DSP
|
|
5. IO and GT Specific
|
|
6. Clocking
|
|
7. Specific Feature
|
|
8. Primitives
|
|
9. Black Boxes
|
|
10. Instantiated Netlists
|
|
|
|
1. Slice Logic
|
|
--------------
|
|
|
|
+-------------------------+------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+-------------------------+------+-------+-----------+-------+
|
|
| Slice LUTs | 1 | 0 | 101400 | <0.01 |
|
|
| LUT as Logic | 1 | 0 | 101400 | <0.01 |
|
|
| LUT as Memory | 0 | 0 | 35000 | 0.00 |
|
|
| Slice Registers | 0 | 0 | 202800 | 0.00 |
|
|
| Register as Flip Flop | 0 | 0 | 202800 | 0.00 |
|
|
| Register as Latch | 0 | 0 | 202800 | 0.00 |
|
|
| F7 Muxes | 0 | 0 | 50700 | 0.00 |
|
|
| F8 Muxes | 0 | 0 | 25350 | 0.00 |
|
|
+-------------------------+------+-------+-----------+-------+
|
|
|
|
|
|
1.1 Summary of Registers by Type
|
|
--------------------------------
|
|
|
|
+-------+--------------+-------------+--------------+
|
|
| Total | Clock Enable | Synchronous | Asynchronous |
|
|
+-------+--------------+-------------+--------------+
|
|
| 0 | _ | - | - |
|
|
| 0 | _ | - | Set |
|
|
| 0 | _ | - | Reset |
|
|
| 0 | _ | Set | - |
|
|
| 0 | _ | Reset | - |
|
|
| 0 | Yes | - | - |
|
|
| 0 | Yes | - | Set |
|
|
| 0 | Yes | - | Reset |
|
|
| 0 | Yes | Set | - |
|
|
| 0 | Yes | Reset | - |
|
|
+-------+--------------+-------------+--------------+
|
|
|
|
|
|
2. Slice Logic Distribution
|
|
---------------------------
|
|
|
|
+------------------------------------------+------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+------------------------------------------+------+-------+-----------+-------+
|
|
| Slice | 1 | 0 | 25350 | <0.01 |
|
|
| SLICEL | 1 | 0 | | |
|
|
| SLICEM | 0 | 0 | | |
|
|
| LUT as Logic | 1 | 0 | 101400 | <0.01 |
|
|
| using O5 output only | 0 | | | |
|
|
| using O6 output only | 1 | | | |
|
|
| using O5 and O6 | 0 | | | |
|
|
| LUT as Memory | 0 | 0 | 35000 | 0.00 |
|
|
| LUT as Distributed RAM | 0 | 0 | | |
|
|
| LUT as Shift Register | 0 | 0 | | |
|
|
| Slice Registers | 0 | 0 | 202800 | 0.00 |
|
|
| Register driven from within the Slice | 0 | | | |
|
|
| Register driven from outside the Slice | 0 | | | |
|
|
| Unique Control Sets | 0 | | 25350 | 0.00 |
|
|
+------------------------------------------+------+-------+-----------+-------+
|
|
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.
|
|
|
|
|
|
3. Memory
|
|
---------
|
|
|
|
+----------------+------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+----------------+------+-------+-----------+-------+
|
|
| Block RAM Tile | 0 | 0 | 325 | 0.00 |
|
|
| RAMB36/FIFO* | 0 | 0 | 325 | 0.00 |
|
|
| RAMB18 | 0 | 0 | 650 | 0.00 |
|
|
+----------------+------+-------+-----------+-------+
|
|
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
|
|
|
|
|
|
4. DSP
|
|
------
|
|
|
|
+-----------+------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+-----------+------+-------+-----------+-------+
|
|
| DSPs | 0 | 0 | 600 | 0.00 |
|
|
+-----------+------+-------+-----------+-------+
|
|
|
|
|
|
5. IO and GT Specific
|
|
---------------------
|
|
|
|
+-----------------------------+------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+-----------------------------+------+-------+-----------+-------+
|
|
| Bonded IOB | 5 | 0 | 285 | 1.75 |
|
|
| IOB Master Pads | 2 | | | |
|
|
| IOB Slave Pads | 2 | | | |
|
|
| Bonded IPADs | 0 | 0 | 14 | 0.00 |
|
|
| Bonded OPADs | 0 | 0 | 8 | 0.00 |
|
|
| PHY_CONTROL | 0 | 0 | 8 | 0.00 |
|
|
| PHASER_REF | 0 | 0 | 8 | 0.00 |
|
|
| OUT_FIFO | 0 | 0 | 32 | 0.00 |
|
|
| IN_FIFO | 0 | 0 | 32 | 0.00 |
|
|
| IDELAYCTRL | 0 | 0 | 8 | 0.00 |
|
|
| IBUFDS | 0 | 0 | 275 | 0.00 |
|
|
| GTXE2_COMMON | 0 | 0 | 1 | 0.00 |
|
|
| GTXE2_CHANNEL | 0 | 0 | 4 | 0.00 |
|
|
| PHASER_OUT/PHASER_OUT_PHY | 0 | 0 | 32 | 0.00 |
|
|
| PHASER_IN/PHASER_IN_PHY | 0 | 0 | 32 | 0.00 |
|
|
| IDELAYE2/IDELAYE2_FINEDELAY | 0 | 0 | 400 | 0.00 |
|
|
| ODELAYE2/ODELAYE2_FINEDELAY | 0 | 0 | 150 | 0.00 |
|
|
| IBUFDS_GTE2 | 0 | 0 | 2 | 0.00 |
|
|
| ILOGIC | 0 | 0 | 285 | 0.00 |
|
|
| OLOGIC | 0 | 0 | 285 | 0.00 |
|
|
+-----------------------------+------+-------+-----------+-------+
|
|
|
|
|
|
6. Clocking
|
|
-----------
|
|
|
|
+------------+------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+------------+------+-------+-----------+-------+
|
|
| BUFGCTRL | 0 | 0 | 32 | 0.00 |
|
|
| BUFIO | 0 | 0 | 32 | 0.00 |
|
|
| MMCME2_ADV | 0 | 0 | 8 | 0.00 |
|
|
| PLLE2_ADV | 0 | 0 | 8 | 0.00 |
|
|
| BUFMRCE | 0 | 0 | 16 | 0.00 |
|
|
| BUFHCE | 0 | 0 | 120 | 0.00 |
|
|
| BUFR | 0 | 0 | 32 | 0.00 |
|
|
+------------+------+-------+-----------+-------+
|
|
|
|
|
|
7. Specific Feature
|
|
-------------------
|
|
|
|
+-------------+------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+-------------+------+-------+-----------+-------+
|
|
| BSCANE2 | 0 | 0 | 4 | 0.00 |
|
|
| CAPTUREE2 | 0 | 0 | 1 | 0.00 |
|
|
| DNA_PORT | 0 | 0 | 1 | 0.00 |
|
|
| EFUSE_USR | 0 | 0 | 1 | 0.00 |
|
|
| FRAME_ECCE2 | 0 | 0 | 1 | 0.00 |
|
|
| ICAPE2 | 0 | 0 | 2 | 0.00 |
|
|
| PCIE_2_1 | 0 | 0 | 1 | 0.00 |
|
|
| STARTUPE2 | 0 | 0 | 1 | 0.00 |
|
|
| XADC | 0 | 0 | 1 | 0.00 |
|
|
+-------------+------+-------+-----------+-------+
|
|
|
|
|
|
8. Primitives
|
|
-------------
|
|
|
|
+----------+------+---------------------+
|
|
| Ref Name | Used | Functional Category |
|
|
+----------+------+---------------------+
|
|
| IBUF | 4 | IO |
|
|
| OBUF | 1 | IO |
|
|
| LUT4 | 1 | LUT |
|
|
+----------+------+---------------------+
|
|
|
|
|
|
9. Black Boxes
|
|
--------------
|
|
|
|
+----------+------+
|
|
| Ref Name | Used |
|
|
+----------+------+
|
|
|
|
|
|
10. Instantiated Netlists
|
|
-------------------------
|
|
|
|
+----------+------+
|
|
| Ref Name | Used |
|
|
+----------+------+
|
|
|
|
|