146 lines
7.4 KiB
Plaintext
146 lines
7.4 KiB
Plaintext
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
|
|
-------------------------------------------------------------------------------------------------------------------------------------------------
|
|
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec 6 23:38:27 MST 2018
|
|
| Date : Wed Feb 20 11:37:30 2019
|
|
| Host : DESKTOP-8QFGS52 running 64-bit major release (build 9200)
|
|
| Command : report_power -file FetchUnit_power_routed.rpt -pb FetchUnit_power_summary_routed.pb -rpx FetchUnit_power_routed.rpx
|
|
| Design : FetchUnit
|
|
| Device : xc7k160tifbg484-2L
|
|
| Design State : routed
|
|
| Grade : industrial
|
|
| Process : typical
|
|
| Characterization : Production
|
|
-------------------------------------------------------------------------------------------------------------------------------------------------
|
|
|
|
Power Report
|
|
|
|
Table of Contents
|
|
-----------------
|
|
1. Summary
|
|
1.1 On-Chip Components
|
|
1.2 Power Supply Summary
|
|
1.3 Confidence Level
|
|
2. Settings
|
|
2.1 Environment
|
|
2.2 Clock Constraints
|
|
3. Detailed Reports
|
|
3.1 By Hierarchy
|
|
|
|
1. Summary
|
|
----------
|
|
|
|
+--------------------------+--------------+
|
|
| Total On-Chip Power (W) | 6.065 |
|
|
| Design Power Budget (W) | Unspecified* |
|
|
| Power Budget Margin (W) | NA |
|
|
| Dynamic (W) | 5.957 |
|
|
| Device Static (W) | 0.108 |
|
|
| Effective TJA (C/W) | 2.5 |
|
|
| Max Ambient (C) | 85.0 |
|
|
| Junction Temperature (C) | 40.0 |
|
|
| Confidence Level | Low |
|
|
| Setting File | --- |
|
|
| Simulation Activity File | --- |
|
|
| Design Nets Matched | NA |
|
|
+--------------------------+--------------+
|
|
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>
|
|
|
|
|
|
1.1 On-Chip Components
|
|
----------------------
|
|
|
|
+----------------+-----------+----------+-----------+-----------------+
|
|
| On-Chip | Power (W) | Used | Available | Utilization (%) |
|
|
+----------------+-----------+----------+-----------+-----------------+
|
|
| Slice Logic | 0.130 | 31 | --- | --- |
|
|
| LUT as Logic | 0.120 | 15 | 101400 | 0.01 |
|
|
| BUFG | 0.005 | 1 | 32 | 3.13 |
|
|
| Register | 0.005 | 9 | 202800 | <0.01 |
|
|
| Others | 0.000 | 1 | --- | --- |
|
|
| Signals | 0.183 | 33 | --- | --- |
|
|
| I/O | 5.644 | 21 | 285 | 7.37 |
|
|
| Static Power | 0.108 | | | |
|
|
| Total | 6.065 | | | |
|
|
+----------------+-----------+----------+-----------+-----------------+
|
|
|
|
|
|
1.2 Power Supply Summary
|
|
------------------------
|
|
|
|
+-----------+-------------+-----------+-------------+------------+
|
|
| Source | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
|
|
+-----------+-------------+-----------+-------------+------------+
|
|
| Vccint | 0.950 | 0.416 | 0.373 | 0.043 |
|
|
| Vccaux | 1.800 | 0.476 | 0.459 | 0.018 |
|
|
| Vcco33 | 3.300 | 0.000 | 0.000 | 0.000 |
|
|
| Vcco25 | 2.500 | 0.000 | 0.000 | 0.000 |
|
|
| Vcco18 | 1.800 | 2.655 | 2.654 | 0.001 |
|
|
| Vcco15 | 1.500 | 0.000 | 0.000 | 0.000 |
|
|
| Vcco135 | 1.350 | 0.000 | 0.000 | 0.000 |
|
|
| Vcco12 | 1.200 | 0.000 | 0.000 | 0.000 |
|
|
| Vccaux_io | 1.800 | 0.000 | 0.000 | 0.000 |
|
|
| Vccbram | 0.950 | 0.001 | 0.000 | 0.001 |
|
|
| MGTAVcc | 1.000 | 0.000 | 0.000 | 0.000 |
|
|
| MGTAVtt | 1.200 | 0.000 | 0.000 | 0.000 |
|
|
| MGTVccaux | 1.800 | 0.000 | 0.000 | 0.000 |
|
|
| Vccadc | 1.800 | 0.018 | 0.000 | 0.018 |
|
|
+-----------+-------------+-----------+-------------+------------+
|
|
|
|
|
|
1.3 Confidence Level
|
|
--------------------
|
|
|
|
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|
|
| User Input Data | Confidence | Details | Action |
|
|
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|
|
| Design implementation state | High | Design is routed | |
|
|
| Clock nodes activity | Low | User specified less than 75% of clocks | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
|
|
| I/O nodes activity | Low | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view |
|
|
| Internal nodes activity | Medium | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
|
|
| Device models | High | Device models are Production | |
|
|
| | | | |
|
|
| Overall confidence level | Low | | |
|
|
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|
|
|
|
|
|
2. Settings
|
|
-----------
|
|
|
|
2.1 Environment
|
|
---------------
|
|
|
|
+-----------------------+--------------------------+
|
|
| Ambient Temp (C) | 25.0 |
|
|
| ThetaJA (C/W) | 2.5 |
|
|
| Airflow (LFM) | 250 |
|
|
| Heat Sink | medium (Medium Profile) |
|
|
| ThetaSA (C/W) | 4.2 |
|
|
| Board Selection | medium (10"x10") |
|
|
| # of Board Layers | 12to15 (12 to 15 Layers) |
|
|
| Board Temperature (C) | 25.0 |
|
|
+-----------------------+--------------------------+
|
|
|
|
|
|
2.2 Clock Constraints
|
|
---------------------
|
|
|
|
+-------+--------+-----------------+
|
|
| Clock | Domain | Constraint (ns) |
|
|
+-------+--------+-----------------+
|
|
|
|
|
|
3. Detailed Reports
|
|
-------------------
|
|
|
|
3.1 By Hierarchy
|
|
----------------
|
|
|
|
+-----------+-----------+
|
|
| Name | Power (W) |
|
|
+-----------+-----------+
|
|
| FetchUnit | 5.957 |
|
|
| PC | 0.270 |
|
|
+-----------+-----------+
|
|
|
|
|