11 lines
275 B
Plaintext
11 lines
275 B
Plaintext
# compile verilog/system verilog design source files
|
|
verilog xil_defaultlib \
|
|
"../../../../lab2CA.srcs/sources_1/new/BasicModules.v" \
|
|
"../../../../lab2CA.srcs/sources_1/new/ALU.v" \
|
|
|
|
# compile glbl module
|
|
verilog xil_defaultlib "glbl.v"
|
|
|
|
# Do not sort compile order
|
|
nosort
|