William/Senior-Design-Project_WMU-Sunseeker_Code
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Rebuilt project

Browse Source
This commit is contained in:
Sunseeker Lab A-216
2021-05-21 16:10:43 -04:00
parent d0ef7da5c0
commit 49acbb1d8f
11 changed files with 4020 additions and 3809 deletions
Download Patch File Download Diff File Expand all files Collapse all files

296
Telem_Debug/Debug1/Debug/Debug1.map
View File

@@ -1,10 +1,10 @@
****************************************************************************** ******************************************************************************
MSP430 Linker PC v20.2.2 MSP430 Linker PC v15.12.3
****************************************************************************** ******************************************************************************
>> Linked Sat May 15 19:48:00 2021 >> Linked Fri May 21 16:08:04 2021
OUTPUT FILE NAME: <Debug1.out> OUTPUT FILE NAME: <Debug1.out>
ENTRY POINT SYMBOL: "_c_int00_noargs" address: 00005c2c ENTRY POINT SYMBOL: "_c_int00_noargs_noexit" address: 00005c2c
MEMORY CONFIGURATION MEMORY CONFIGURATION
@@ -84,7 +84,7 @@ MEMORY CONFIGURATION
INT61 0000fffa 00000002 00000002 00000000 RWIX INT61 0000fffa 00000002 00000002 00000000 RWIX
INT62 0000fffc 00000002 00000002 00000000 RWIX INT62 0000fffc 00000002 00000002 00000000 RWIX
RESET 0000fffe 00000002 00000002 00000000 RWIX RESET 0000fffe 00000002 00000002 00000000 RWIX
FLASH2 00010000 00035c00 00000280 00035980 RWIX FLASH2 00010000 00035c00 00000324 000358dc RWIX
SECTION ALLOCATION MAP SECTION ALLOCATION MAP
@@ -96,17 +96,17 @@ section page origin length input sections
00001c00 0000000c main.obj (.data) 00001c00 0000000c main.obj (.data)
.stack 0 00005b60 000000a0 UNINITIALIZED .stack 0 00005b60 000000a0 UNINITIALIZED
00005b60 00000004 rts430x_lc_rd_eabi.lib : boot.c.obj (.stack) 00005b60 00000004 rts430x_lc_rd_eabi.lib : boot.obj (.stack)
00005b64 0000009c --HOLE-- 00005b64 0000009c --HOLE--
.text:_isr .text:_isr
* 0 00005c00 00000050 * 0 00005c00 0000004e
00005c00 0000002c main.obj (.text:_isr:timer_b0) 00005c00 0000002c main.obj (.text:_isr:timer_b0)
00005c2c 0000001c rts430x_lc_rd_eabi.lib : boot.c.obj (.text:_isr:_c_int00_noargs) 00005c2c 0000001a rts430x_lc_rd_eabi.lib : boot_special.obj (.text:_isr:_c_int00_noargs_noexit)
00005c48 00000008 : isr_trap.asm.obj (.text:_isr:__TI_ISR_TRAP) 00005c46 00000008 : isr_trap.obj (.text:_isr:__TI_ISR_TRAP)
.cinit 0 00005c50 0000001c .cinit 0 00005c4e 0000001e
00005c50 0000000b (.cinit..data.load) [load image, compression = lzss] 00005c4e 0000000d (.cinit..data.load) [load image, compression = rle]
00005c5b 00000001 --HOLE-- [fill = 0] 00005c5b 00000001 --HOLE-- [fill = 0]
00005c5c 00000008 (__TI_handler_table) 00005c5c 00000008 (__TI_handler_table)
00005c64 00000008 (__TI_cinit_table) 00005c64 00000008 (__TI_cinit_table)
@@ -117,95 +117,98 @@ section page origin length input sections
* 0 00005c00 00000000 UNINITIALIZED * 0 00005c00 00000000 UNINITIALIZED
RTC 0 0000ffd2 00000002 RTC 0 0000ffd2 00000002
0000ffd2 00000002 rts430x_lc_rd_eabi.lib : int41.asm.obj (.int41) 0000ffd2 00000002 rts430x_lc_rd_eabi.lib : int41.obj (.int41)
PORT2 0 0000ffd4 00000002 PORT2 0 0000ffd4 00000002
0000ffd4 00000002 rts430x_lc_rd_eabi.lib : int42.asm.obj (.int42) 0000ffd4 00000002 rts430x_lc_rd_eabi.lib : int42.obj (.int42)
USCI_B3 0 0000ffd6 00000002 USCI_B3 0 0000ffd6 00000002
0000ffd6 00000002 rts430x_lc_rd_eabi.lib : int43.asm.obj (.int43) 0000ffd6 00000002 rts430x_lc_rd_eabi.lib : int43.obj (.int43)
USCI_A3 0 0000ffd8 00000002 USCI_A3 0 0000ffd8 00000002
0000ffd8 00000002 rts430x_lc_rd_eabi.lib : int44.asm.obj (.int44) 0000ffd8 00000002 rts430x_lc_rd_eabi.lib : int44.obj (.int44)
USCI_B1 0 0000ffda 00000002 USCI_B1 0 0000ffda 00000002
0000ffda 00000002 rts430x_lc_rd_eabi.lib : int45.asm.obj (.int45) 0000ffda 00000002 rts430x_lc_rd_eabi.lib : int45.obj (.int45)
USCI_A1 0 0000ffdc 00000002 USCI_A1 0 0000ffdc 00000002
0000ffdc 00000002 rts430x_lc_rd_eabi.lib : int46.asm.obj (.int46) 0000ffdc 00000002 rts430x_lc_rd_eabi.lib : int46.obj (.int46)
PORT1 0 0000ffde 00000002 PORT1 0 0000ffde 00000002
0000ffde 00000002 rts430x_lc_rd_eabi.lib : int47.asm.obj (.int47) 0000ffde 00000002 rts430x_lc_rd_eabi.lib : int47.obj (.int47)
TIMER1_A1 TIMER1_A1
* 0 0000ffe0 00000002 * 0 0000ffe0 00000002
0000ffe0 00000002 rts430x_lc_rd_eabi.lib : int48.asm.obj (.int48) 0000ffe0 00000002 rts430x_lc_rd_eabi.lib : int48.obj (.int48)
TIMER1_A0 TIMER1_A0
* 0 0000ffe2 00000002 * 0 0000ffe2 00000002
0000ffe2 00000002 rts430x_lc_rd_eabi.lib : int49.asm.obj (.int49) 0000ffe2 00000002 rts430x_lc_rd_eabi.lib : int49.obj (.int49)
DMA 0 0000ffe4 00000002 DMA 0 0000ffe4 00000002
0000ffe4 00000002 rts430x_lc_rd_eabi.lib : int50.asm.obj (.int50) 0000ffe4 00000002 rts430x_lc_rd_eabi.lib : int50.obj (.int50)
USCI_B2 0 0000ffe6 00000002 USCI_B2 0 0000ffe6 00000002
0000ffe6 00000002 rts430x_lc_rd_eabi.lib : int51.asm.obj (.int51) 0000ffe6 00000002 rts430x_lc_rd_eabi.lib : int51.obj (.int51)
USCI_A2 0 0000ffe8 00000002 USCI_A2 0 0000ffe8 00000002
0000ffe8 00000002 rts430x_lc_rd_eabi.lib : int52.asm.obj (.int52) 0000ffe8 00000002 rts430x_lc_rd_eabi.lib : int52.obj (.int52)
TIMER0_A1 TIMER0_A1
* 0 0000ffea 00000002 * 0 0000ffea 00000002
0000ffea 00000002 rts430x_lc_rd_eabi.lib : int53.asm.obj (.int53) 0000ffea 00000002 rts430x_lc_rd_eabi.lib : int53.obj (.int53)
TIMER0_A0 TIMER0_A0
* 0 0000ffec 00000002 * 0 0000ffec 00000002
0000ffec 00000002 rts430x_lc_rd_eabi.lib : int54.asm.obj (.int54) 0000ffec 00000002 rts430x_lc_rd_eabi.lib : int54.obj (.int54)
ADC12 0 0000ffee 00000002 ADC12 0 0000ffee 00000002
0000ffee 00000002 rts430x_lc_rd_eabi.lib : int55.asm.obj (.int55) 0000ffee 00000002 rts430x_lc_rd_eabi.lib : int55.obj (.int55)
USCI_B0 0 0000fff0 00000002 USCI_B0 0 0000fff0 00000002
0000fff0 00000002 rts430x_lc_rd_eabi.lib : int56.asm.obj (.int56) 0000fff0 00000002 rts430x_lc_rd_eabi.lib : int56.obj (.int56)
USCI_A0 0 0000fff2 00000002 USCI_A0 0 0000fff2 00000002
0000fff2 00000002 rts430x_lc_rd_eabi.lib : int57.asm.obj (.int57) 0000fff2 00000002 rts430x_lc_rd_eabi.lib : int57.obj (.int57)
WDT 0 0000fff4 00000002 WDT 0 0000fff4 00000002
0000fff4 00000002 rts430x_lc_rd_eabi.lib : int58.asm.obj (.int58) 0000fff4 00000002 rts430x_lc_rd_eabi.lib : int58.obj (.int58)
TIMER0_B1 TIMER0_B1
* 0 0000fff6 00000002 * 0 0000fff6 00000002
0000fff6 00000002 rts430x_lc_rd_eabi.lib : int59.asm.obj (.int59) 0000fff6 00000002 rts430x_lc_rd_eabi.lib : int59.obj (.int59)
TIMER0_B0 TIMER0_B0
* 0 0000fff8 00000002 * 0 0000fff8 00000002
0000fff8 00000002 main.obj (.int60) 0000fff8 00000002 main.obj (.int60)
UNMI 0 0000fffa 00000002 UNMI 0 0000fffa 00000002
0000fffa 00000002 rts430x_lc_rd_eabi.lib : int61.asm.obj (.int61) 0000fffa 00000002 rts430x_lc_rd_eabi.lib : int61.obj (.int61)
SYSNMI 0 0000fffc 00000002 SYSNMI 0 0000fffc 00000002
0000fffc 00000002 rts430x_lc_rd_eabi.lib : int62.asm.obj (.int62) 0000fffc 00000002 rts430x_lc_rd_eabi.lib : int62.obj (.int62)
.reset 0 0000fffe 00000002 .reset 0 0000fffe 00000002
0000fffe 00000002 rts430x_lc_rd_eabi.lib : boot.c.obj (.reset) 0000fffe 00000002 rts430x_lc_rd_eabi.lib : boot.obj (.reset)
.text 0 00010000 00000280 .text 0 00010000 00000324
00010000 00000076 rts430x_lc_rd_eabi.lib : copy_decompress_lzss.c.obj (.text:decompress:lzss:__TI_decompress_lzss) 00010000 00000082 rts430x_lc_rd_eabi.lib : autoinit_wdt.obj (.text:_auto_init_hold_wdt)
00010076 0000005c main.obj (.text:main) 00010082 00000068 : copy_decompress_rle.obj (.text:__TI_decompress_rle_core)
000100d2 00000054 clock_init.obj (.text:SetVCoreUp) 000100ea 00000066 : cpy_tbl.obj (.text:copy_in)
00010126 00000054 rts430x_lc_rd_eabi.lib : autoinit.c.obj (.text:__TI_auto_init_nobinit_nopinit_hold_wdt:__TI_auto_init_nobinit_nopinit_hold_wdt) 00010150 0000005c main.obj (.text:main)
0001017a 0000003a clock_init.obj (.text:Clock_XT2_Init) 000101ac 00000054 clock_init.obj (.text:SetVCoreUp)
000101b4 00000032 clock_init.obj (.text:Clock_XT1_Init) 00010200 0000003a clock_init.obj (.text:Clock_XT2_Init)
000101e6 00000028 clock_init.obj (.text:clock_init) 0001023a 00000032 clock_init.obj (.text:Clock_XT1_Init)
0001020e 00000026 clock_init.obj (.text:Port_Init) 0001026c 00000028 clock_init.obj (.text:clock_init)
00010234 0000001a main.obj (.text:timerB_init) 00010294 00000026 clock_init.obj (.text:Port_Init)
0001024e 00000014 rts430x_lc_rd_eabi.lib : memcpy.c.obj (.text:memcpy) 000102ba 0000001a main.obj (.text:timerB_init)
00010262 00000012 : copy_decompress_none.c.obj (.text:decompress:none:__TI_decompress_none) 000102d4 00000018 rts430x_lc_rd_eabi.lib : mult16_f5hw.obj (.text)
00010274 00000006 : exit.c.obj (.text:abort) 000102ec 00000014 : memcpy.obj (.text:memcpy)
0001027a 00000004 : pre_init.c.obj (.text:_system_pre_init) 00010300 00000012 : copy_decompress_none.obj (.text:decompress:none:__TI_decompress_none)
0001027e 00000002 : startup.c.obj (.text:_system_post_cinit) 00010312 00000006 : exit.obj (.text:abort)
00010318 00000006 : copy_decompress_rle.obj (.text:decompress:rle24:__TI_decompress_rle24)
0001031e 00000004 : pre_init.obj (.text:_system_pre_init)
00010322 00000002 : startup.obj (.text:_system_post_cinit)
MODULE SUMMARY MODULE SUMMARY
@@ -214,59 +217,62 @@ MODULE SUMMARY
.\ .\
clock_init.obj 270 0 0 clock_init.obj 270 0 0
main.obj 162 2 12 main.obj 162 2 12
+--+----------------------------+------+---------+---------+ +--+--------------------------+------+---------+---------+
Total: 432 2 12 Total: 432 2 12
C:\TI_CCS\ccs\tools\compiler\ti-cgt-msp430_20.2.2.LTS\lib\rts430x_lc_rd_eabi.lib C:\ti\ccsv6\tools\compiler\msp430_15.12.3.LTS\lib\rts430x_lc_rd_eabi.lib
copy_decompress_lzss.c.obj 118 0 0 autoinit_wdt.obj 130 0 0
autoinit.c.obj 84 0 0 copy_decompress_rle.obj 110 0 0
boot.c.obj 28 2 0 cpy_tbl.obj 102 0 0
memcpy.c.obj 20 0 0 boot_special.obj 26 0 0
copy_decompress_none.c.obj 18 0 0 mult16_f5hw.obj 24 0 0
isr_trap.asm.obj 8 0 0 memcpy.obj 20 0 0
exit.c.obj 6 0 0 copy_decompress_none.obj 18 0 0
pre_init.c.obj 4 0 0 isr_trap.obj 8 0 0
int41.asm.obj 0 2 0 exit.obj 6 0 0
int42.asm.obj 0 2 0 pre_init.obj 4 0 0
int43.asm.obj 0 2 0 boot.obj 0 2 0
int44.asm.obj 0 2 0 int41.obj 0 2 0
int45.asm.obj 0 2 0 int42.obj 0 2 0
int46.asm.obj 0 2 0 int43.obj 0 2 0
int47.asm.obj 0 2 0 int44.obj 0 2 0
int48.asm.obj 0 2 0 int45.obj 0 2 0
int49.asm.obj 0 2 0 int46.obj 0 2 0
int50.asm.obj 0 2 0 int47.obj 0 2 0
int51.asm.obj 0 2 0 int48.obj 0 2 0
int52.asm.obj 0 2 0 int49.obj 0 2 0
int53.asm.obj 0 2 0 int50.obj 0 2 0
int54.asm.obj 0 2 0 int51.obj 0 2 0
int55.asm.obj 0 2 0 int52.obj 0 2 0
int56.asm.obj 0 2 0 int53.obj 0 2 0
int57.asm.obj 0 2 0 int54.obj 0 2 0
int58.asm.obj 0 2 0 int55.obj 0 2 0
int59.asm.obj 0 2 0 int56.obj 0 2 0
int61.asm.obj 0 2 0 int57.obj 0 2 0
int62.asm.obj 0 2 0 int58.obj 0 2 0
startup.c.obj 2 0 0 int59.obj 0 2 0
+--+----------------------------+------+---------+---------+ int61.obj 0 2 0
Total: 288 44 0 int62.obj 0 2 0
startup.obj 2 0 0
+--+--------------------------+------+---------+---------+
Total: 450 44 0
Stack: 0 0 160 Stack: 0 0 160
Linker Generated: 0 27 0 Linker Generated: 0 29 0
+--+----------------------------+------+---------+---------+ +--+--------------------------+------+---------+---------+
Grand Total: 720 73 172 Grand Total: 882 75 172
LINKER GENERATED COPY TABLES LINKER GENERATED COPY TABLES
__TI_cinit_table @ 00005c64 records: 1, size/record: 8, table size: 8 __TI_cinit_table @ 00005c64 records: 1, size/record: 8, table size: 8
.data: load addr=00005c50, load size=0000000b bytes, run addr=00001c00, run size=0000000c bytes, compression=lzss .data: load addr=00005c4e, load size=0000000d bytes, run addr=00001c00, run size=0000000c bytes, compression=rle
LINKER GENERATED HANDLER TABLE LINKER GENERATED HANDLER TABLE
__TI_handler_table @ 00005c5c records: 2, size/record: 4, table size: 8 __TI_handler_table @ 00005c5c records: 2, size/record: 4, table size: 8
index: 0, handler: __TI_decompress_lzss index: 0, handler: __TI_decompress_rle24
index: 1, handler: __TI_decompress_none index: 1, handler: __TI_decompress_none
@@ -356,7 +362,7 @@ address name
00000732 ADC12MEM9 00000732 ADC12MEM9
00000733 ADC12MEM9_H 00000733 ADC12MEM9_H
00000732 ADC12MEM9_L 00000732 ADC12MEM9_L
00010274 C$$EXIT 00010312 C$$EXIT
00000150 CRCDI 00000150 CRCDI
00000152 CRCDIRB 00000152 CRCDIRB
00000153 CRCDIRB_H 00000153 CRCDIRB_H
@@ -369,9 +375,11 @@ address name
00000156 CRCRESR 00000156 CRCRESR
00000157 CRCRESR_H 00000157 CRCRESR_H
00000156 CRCRESR_L 00000156 CRCRESR_L
000101b4 Clock_XT1_Init 0001023a Clock_XT1_Init
0001017a Clock_XT2_Init 00010200 Clock_XT2_Init
00000510 DMA0CTL 00000510 DMA0CTL
00000511 DMA0CTL_H
00000510 DMA0CTL_L
00000516 DMA0DA 00000516 DMA0DA
00000518 DMA0DAH 00000518 DMA0DAH
00000516 DMA0DAL 00000516 DMA0DAL
@@ -380,6 +388,8 @@ address name
00000512 DMA0SAL 00000512 DMA0SAL
0000051a DMA0SZ 0000051a DMA0SZ
00000520 DMA1CTL 00000520 DMA1CTL
00000521 DMA1CTL_H
00000520 DMA1CTL_L
00000526 DMA1DA 00000526 DMA1DA
00000528 DMA1DAH 00000528 DMA1DAH
00000526 DMA1DAL 00000526 DMA1DAL
@@ -388,6 +398,8 @@ address name
00000522 DMA1SAL 00000522 DMA1SAL
0000052a DMA1SZ 0000052a DMA1SZ
00000530 DMA2CTL 00000530 DMA2CTL
00000531 DMA2CTL_H
00000530 DMA2CTL_L
00000536 DMA2DA 00000536 DMA2DA
00000538 DMA2DAH 00000538 DMA2DAH
00000536 DMA2DAL 00000536 DMA2DAL
@@ -396,11 +408,23 @@ address name
00000532 DMA2SAL 00000532 DMA2SAL
0000053a DMA2SZ 0000053a DMA2SZ
00000500 DMACTL0 00000500 DMACTL0
00000501 DMACTL0_H
00000500 DMACTL0_L
00000502 DMACTL1 00000502 DMACTL1
00000503 DMACTL1_H
00000502 DMACTL1_L
00000504 DMACTL2 00000504 DMACTL2
00000505 DMACTL2_H
00000504 DMACTL2_L
00000506 DMACTL3 00000506 DMACTL3
00000507 DMACTL3_H
00000506 DMACTL3_L
00000508 DMACTL4 00000508 DMACTL4
00000509 DMACTL4_H
00000508 DMACTL4_L
0000050e DMAIV 0000050e DMAIV
0000050f DMAIV_H
0000050e DMAIV_L
00000140 FCTL1 00000140 FCTL1
00000141 FCTL1_H 00000141 FCTL1_H
00000140 FCTL1_L 00000140 FCTL1_L
@@ -607,7 +631,7 @@ address name
0000012e PMMRIE 0000012e PMMRIE
0000012f PMMRIE_H 0000012f PMMRIE_H
0000012e PMMRIE_L 0000012e PMMRIE_L
0001020e Port_Init 00010294 Port_Init
00000158 RCCTL0 00000158 RCCTL0
00000159 RCCTL0_H 00000159 RCCTL0_H
00000158 RCCTL0_L 00000158 RCCTL0_L
@@ -720,7 +744,7 @@ address name
0000019a SYSUNIV 0000019a SYSUNIV
0000019b SYSUNIV_H 0000019b SYSUNIV_H
0000019a SYSUNIV_L 0000019a SYSUNIV_L
000100d2 SetVCoreUp 000101ac SetVCoreUp
00000352 TA0CCR0 00000352 TA0CCR0
00000354 TA0CCR1 00000354 TA0CCR1
00000356 TA0CCR2 00000356 TA0CCR2
@@ -943,14 +967,17 @@ address name
0000015c WDTCTL_L 0000015c WDTCTL_L
00005c00 __STACK_END 00005c00 __STACK_END
000000a0 __STACK_SIZE 000000a0 __STACK_SIZE
UNDEFED __TI_BINIT_Base
UNDEFED __TI_BINIT_Limit
00005c64 __TI_CINIT_Base 00005c64 __TI_CINIT_Base
00005c6c __TI_CINIT_Limit 00005c6c __TI_CINIT_Limit
00005c5c __TI_Handler_Table_Base 00005c5c __TI_Handler_Table_Base
00005c64 __TI_Handler_Table_Limit 00005c64 __TI_Handler_Table_Limit
00005c48 __TI_ISR_TRAP UNDEFED __TI_INITARRAY_Base
00010126 __TI_auto_init_nobinit_nopinit_hold_wdt UNDEFED __TI_INITARRAY_Limit
00010000 __TI_decompress_lzss 00005c46 __TI_ISR_TRAP
00010262 __TI_decompress_none 00010300 __TI_decompress_none
00010318 __TI_decompress_rle24
0000ffd2 __TI_int41 0000ffd2 __TI_int41
0000ffd4 __TI_int42 0000ffd4 __TI_int42
0000ffd6 __TI_int43 0000ffd6 __TI_int43
@@ -977,24 +1004,27 @@ ffffffff __TI_pprof_out_hndl
ffffffff __TI_prof_data_size ffffffff __TI_prof_data_size
ffffffff __TI_prof_data_start ffffffff __TI_prof_data_start
ffffffff __c_args__ ffffffff __c_args__
00005c2c _c_int00_noargs 000102d4 __mspabi_mpyi_f5hw
00010000 _auto_init_hold_wdt
00005c2c _c_int00_noargs_noexit
0000fffe _reset_vector 0000fffe _reset_vector
00005b60 _stack 00005b60 _stack
0001027e _system_post_cinit 00010322 _system_post_cinit
0001027a _system_pre_init 0001031e _system_pre_init
00010274 abort 00010312 abort
00001c05 ac_charge_mode 00001c05 ac_charge_mode
00001c04 can_full 00001c04 can_full
00001c01 cancomm_flag 00001c01 cancomm_flag
00001c07 charge_mode 00001c07 charge_mode
000101e6 clock_init 0001026c clock_init
000100ea copy_in
00001c06 dc_charge_mode 00001c06 dc_charge_mode
00010076 main 00010150 main
0001024e memcpy 000102ec memcpy
00001c03 rcv_can 00001c03 rcv_can
00001c02 send_can 00001c02 send_can
00001c00 status_flag 00001c00 status_flag
00010234 timerB_init 000102ba timerB_init
00005c00 timer_b0 00005c00 timer_b0
@@ -1406,12 +1436,26 @@ address name
000004ec MPY32CTL0_L 000004ec MPY32CTL0_L
000004ed MPY32CTL0_H 000004ed MPY32CTL0_H
00000500 DMACTL0 00000500 DMACTL0
00000500 DMACTL0_L
00000501 DMACTL0_H
00000502 DMACTL1 00000502 DMACTL1
00000502 DMACTL1_L
00000503 DMACTL1_H
00000504 DMACTL2 00000504 DMACTL2
00000504 DMACTL2_L
00000505 DMACTL2_H
00000506 DMACTL3 00000506 DMACTL3
00000506 DMACTL3_L
00000507 DMACTL3_H
00000508 DMACTL4 00000508 DMACTL4
00000508 DMACTL4_L
00000509 DMACTL4_H
0000050e DMAIV 0000050e DMAIV
0000050e DMAIV_L
0000050f DMAIV_H
00000510 DMA0CTL 00000510 DMA0CTL
00000510 DMA0CTL_L
00000511 DMA0CTL_H
00000512 DMA0SA 00000512 DMA0SA
00000512 DMA0SAL 00000512 DMA0SAL
00000514 DMA0SAH 00000514 DMA0SAH
@@ -1420,6 +1464,8 @@ address name
00000518 DMA0DAH 00000518 DMA0DAH
0000051a DMA0SZ 0000051a DMA0SZ
00000520 DMA1CTL 00000520 DMA1CTL
00000520 DMA1CTL_L
00000521 DMA1CTL_H
00000522 DMA1SA 00000522 DMA1SA
00000522 DMA1SAL 00000522 DMA1SAL
00000524 DMA1SAH 00000524 DMA1SAH
@@ -1428,6 +1474,8 @@ address name
00000528 DMA1DAH 00000528 DMA1DAH
0000052a DMA1SZ 0000052a DMA1SZ
00000530 DMA2CTL 00000530 DMA2CTL
00000530 DMA2CTL_L
00000531 DMA2CTL_H
00000532 DMA2SA 00000532 DMA2SA
00000532 DMA2SAL 00000532 DMA2SAL
00000534 DMA2SAH 00000534 DMA2SAH
@@ -1676,8 +1724,8 @@ address name
00005b60 _stack 00005b60 _stack
00005c00 __STACK_END 00005c00 __STACK_END
00005c00 timer_b0 00005c00 timer_b0
00005c2c _c_int00_noargs 00005c2c _c_int00_noargs_noexit
00005c48 __TI_ISR_TRAP 00005c46 __TI_ISR_TRAP
00005c5c __TI_Handler_Table_Base 00005c5c __TI_Handler_Table_Base
00005c64 __TI_CINIT_Base 00005c64 __TI_CINIT_Base
00005c64 __TI_Handler_Table_Limit 00005c64 __TI_Handler_Table_Limit
@@ -1705,24 +1753,30 @@ address name
0000fffa __TI_int61 0000fffa __TI_int61
0000fffc __TI_int62 0000fffc __TI_int62
0000fffe _reset_vector 0000fffe _reset_vector
00010000 __TI_decompress_lzss 00010000 _auto_init_hold_wdt
00010076 main 000100ea copy_in
000100d2 SetVCoreUp 00010150 main
00010126 __TI_auto_init_nobinit_nopinit_hold_wdt 000101ac SetVCoreUp
0001017a Clock_XT2_Init 00010200 Clock_XT2_Init
000101b4 Clock_XT1_Init 0001023a Clock_XT1_Init
000101e6 clock_init 0001026c clock_init
0001020e Port_Init 00010294 Port_Init
00010234 timerB_init 000102ba timerB_init
0001024e memcpy 000102d4 __mspabi_mpyi_f5hw
00010262 __TI_decompress_none 000102ec memcpy
00010274 C$$EXIT 00010300 __TI_decompress_none
00010274 abort 00010312 C$$EXIT
0001027a _system_pre_init 00010312 abort
0001027e _system_post_cinit 00010318 __TI_decompress_rle24
0001031e _system_pre_init
00010322 _system_post_cinit
ffffffff __TI_pprof_out_hndl ffffffff __TI_pprof_out_hndl
ffffffff __TI_prof_data_size ffffffff __TI_prof_data_size
ffffffff __TI_prof_data_start ffffffff __TI_prof_data_start
ffffffff __c_args__ ffffffff __c_args__
UNDEFED __TI_BINIT_Base
UNDEFED __TI_BINIT_Limit
UNDEFED __TI_INITARRAY_Base
UNDEFED __TI_INITARRAY_Limit
[722 symbols] [746 symbols]

BIN
Telem_Debug/Debug1/Debug/Debug1.out
View File

Binary file not shown.

4227
Telem_Debug/Debug1/Debug/Debug1_linkInfo.xml
View File

File diff suppressed because it is too large Load Diff

16
Telem_Debug/Debug1/Debug/clock_init.d
View File

@@ -1,13 +1,13 @@
# FIXED # FIXED
clock_init.obj: ../clock_init.c clock_init.obj: ../clock_init.c
clock_init.obj: C:/TI_CCS/ccs/ccs_base/msp430/include/msp430x54xa.h clock_init.obj: C:/ti/ccsv6/ccs_base/msp430/include/msp430x54xa.h
clock_init.obj: C:/TI_CCS/ccs/ccs_base/msp430/include/in430.h clock_init.obj: C:/ti/ccsv6/ccs_base/msp430/include/in430.h
clock_init.obj: C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/intrinsics.h clock_init.obj: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/intrinsics.h
clock_init.obj: C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/intrinsics_legacy_undefs.h clock_init.obj: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/intrinsics_legacy_undefs.h
../clock_init.c: ../clock_init.c:
C:/TI_CCS/ccs/ccs_base/msp430/include/msp430x54xa.h: C:/ti/ccsv6/ccs_base/msp430/include/msp430x54xa.h:
C:/TI_CCS/ccs/ccs_base/msp430/include/in430.h: C:/ti/ccsv6/ccs_base/msp430/include/in430.h:
C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/intrinsics.h: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/intrinsics.h:
C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/intrinsics_legacy_undefs.h: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/intrinsics_legacy_undefs.h:

BIN
Telem_Debug/Debug1/Debug/clock_init.obj
View File

Binary file not shown.

76
Telem_Debug/Debug1/Debug/main.d
View File

@@ -1,49 +1,41 @@
# FIXED # FIXED
main.obj: ../main.c main.obj: ../main.c
main.obj: C:/TI_CCS/ccs/ccs_base/msp430/include/msp430.h main.obj: C:/ti/ccsv6/ccs_base/msp430/include/msp430.h
main.obj: C:/TI_CCS/ccs/ccs_base/msp430/include/msp430f5438a.h main.obj: C:/ti/ccsv6/ccs_base/msp430/include/msp430f5438a.h
main.obj: C:/TI_CCS/ccs/ccs_base/msp430/include/in430.h main.obj: C:/ti/ccsv6/ccs_base/msp430/include/in430.h
main.obj: C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/intrinsics.h main.obj: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/intrinsics.h
main.obj: C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/intrinsics_legacy_undefs.h main.obj: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/intrinsics_legacy_undefs.h
main.obj: C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/stdio.h main.obj: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/stdio.h
main.obj: C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/_ti_config.h main.obj: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/linkage.h
main.obj: C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/linkage.h main.obj: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/stdarg.h
main.obj: C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/stdarg.h main.obj: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/stdlib.h
main.obj: C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/sys/_types.h main.obj: C:/ti/ccsv6/ccs_base/msp430/include/msp430x54xa.h
main.obj: C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/sys/cdefs.h main.obj: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/ctype.h
main.obj: C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/machine/_types.h main.obj: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/_isfuncdcl.h
main.obj: C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/stdlib.h main.obj: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/string.h
main.obj: C:/TI_CCS/ccs/ccs_base/msp430/include/msp430x54xa.h main.obj: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/math.h
main.obj: C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/ctype.h main.obj: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/_defs.h
main.obj: C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/_isfuncdcl.h main.obj: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/float.h
main.obj: C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/string.h
main.obj: C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/math.h
main.obj: C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/_defs.h
main.obj: C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/machine/_limits.h
main.obj: C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/float.h
main.obj: ../SunseekerTelemetry2021.h main.obj: ../SunseekerTelemetry2021.h
main.obj: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/stdio.h
../main.c: ../main.c:
C:/TI_CCS/ccs/ccs_base/msp430/include/msp430.h: C:/ti/ccsv6/ccs_base/msp430/include/msp430.h:
C:/TI_CCS/ccs/ccs_base/msp430/include/msp430f5438a.h: C:/ti/ccsv6/ccs_base/msp430/include/msp430f5438a.h:
C:/TI_CCS/ccs/ccs_base/msp430/include/in430.h: C:/ti/ccsv6/ccs_base/msp430/include/in430.h:
C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/intrinsics.h: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/intrinsics.h:
C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/intrinsics_legacy_undefs.h: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/intrinsics_legacy_undefs.h:
C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/stdio.h: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/stdio.h:
C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/_ti_config.h: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/linkage.h:
C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/linkage.h: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/stdarg.h:
C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/stdarg.h: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/stdlib.h:
C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/sys/_types.h: C:/ti/ccsv6/ccs_base/msp430/include/msp430x54xa.h:
C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/sys/cdefs.h: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/ctype.h:
C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/machine/_types.h: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/_isfuncdcl.h:
C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/stdlib.h: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/string.h:
C:/TI_CCS/ccs/ccs_base/msp430/include/msp430x54xa.h: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/math.h:
C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/ctype.h: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/_defs.h:
C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/_isfuncdcl.h: C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/float.h:
C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/string.h:
C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/math.h:
C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/_defs.h:
C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/machine/_limits.h:
C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include/float.h:
../SunseekerTelemetry2021.h: ../SunseekerTelemetry2021.h:
C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include/stdio.h:

BIN
Telem_Debug/Debug1/Debug/main.obj
View File

Binary file not shown.

167
Telem_Debug/Debug1/Debug/makefile
View File

@@ -4,7 +4,7 @@
SHELL = cmd.exe SHELL = cmd.exe
CG_TOOL_ROOT := C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS CG_TOOL_ROOT := C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS
GEN_OPTS__FLAG := GEN_OPTS__FLAG :=
GEN_CMDS__FLAG := GEN_CMDS__FLAG :=
@@ -29,93 +29,93 @@ RMDIR := RMDIR /S/Q
-include objects.mk -include objects.mk
ifneq ($(MAKECMDGOALS),clean) ifneq ($(MAKECMDGOALS),clean)
ifneq ($(strip $(C55_DEPS)),)
-include $(C55_DEPS)
endif
ifneq ($(strip $(C_UPPER_DEPS)),)
-include $(C_UPPER_DEPS)
endif
ifneq ($(strip $(S67_DEPS)),)
-include $(S67_DEPS)
endif
ifneq ($(strip $(S62_DEPS)),)
-include $(S62_DEPS)
endif
ifneq ($(strip $(S_DEPS)),) ifneq ($(strip $(S_DEPS)),)
-include $(S_DEPS) -include $(S_DEPS)
endif endif
ifneq ($(strip $(OPT_DEPS)),)
-include $(OPT_DEPS)
endif
ifneq ($(strip $(C??_DEPS)),)
-include $(C??_DEPS)
endif
ifneq ($(strip $(ASM_UPPER_DEPS)),)
-include $(ASM_UPPER_DEPS)
endif
ifneq ($(strip $(S??_DEPS)),)
-include $(S??_DEPS)
endif
ifneq ($(strip $(C64_DEPS)),)
-include $(C64_DEPS)
endif
ifneq ($(strip $(CXX_DEPS)),)
-include $(CXX_DEPS)
endif
ifneq ($(strip $(S64_DEPS)),)
-include $(S64_DEPS)
endif
ifneq ($(strip $(INO_DEPS)),)
-include $(INO_DEPS)
endif
ifneq ($(strip $(CLA_DEPS)),)
-include $(CLA_DEPS)
endif
ifneq ($(strip $(S55_DEPS)),)
-include $(S55_DEPS)
endif
ifneq ($(strip $(SV7A_DEPS)),)
-include $(SV7A_DEPS)
endif
ifneq ($(strip $(C62_DEPS)),)
-include $(C62_DEPS)
endif
ifneq ($(strip $(C67_DEPS)),)
-include $(C67_DEPS)
endif
ifneq ($(strip $(PDE_DEPS)),)
-include $(PDE_DEPS)
endif
ifneq ($(strip $(K_DEPS)),)
-include $(K_DEPS)
endif
ifneq ($(strip $(C_DEPS)),)
-include $(C_DEPS)
endif
ifneq ($(strip $(CC_DEPS)),)
-include $(CC_DEPS)
endif
ifneq ($(strip $(C++_DEPS)),)
-include $(C++_DEPS)
endif
ifneq ($(strip $(C43_DEPS)),)
-include $(C43_DEPS)
endif
ifneq ($(strip $(S43_DEPS)),)
-include $(S43_DEPS)
endif
ifneq ($(strip $(ASM_DEPS)),)
-include $(ASM_DEPS)
endif
ifneq ($(strip $(S_UPPER_DEPS)),) ifneq ($(strip $(S_UPPER_DEPS)),)
-include $(S_UPPER_DEPS) -include $(S_UPPER_DEPS)
endif endif
ifneq ($(strip $(S62_DEPS)),)
-include $(S62_DEPS)
endif
ifneq ($(strip $(C64_DEPS)),)
-include $(C64_DEPS)
endif
ifneq ($(strip $(ASM_DEPS)),)
-include $(ASM_DEPS)
endif
ifneq ($(strip $(CC_DEPS)),)
-include $(CC_DEPS)
endif
ifneq ($(strip $(SV7A_DEPS)),)
-include $(SV7A_DEPS)
endif
ifneq ($(strip $(S55_DEPS)),)
-include $(S55_DEPS)
endif
ifneq ($(strip $(C67_DEPS)),)
-include $(C67_DEPS)
endif
ifneq ($(strip $(CLA_DEPS)),)
-include $(CLA_DEPS)
endif
ifneq ($(strip $(C??_DEPS)),)
-include $(C??_DEPS)
endif
ifneq ($(strip $(CPP_DEPS)),) ifneq ($(strip $(CPP_DEPS)),)
-include $(CPP_DEPS) -include $(CPP_DEPS)
endif endif
ifneq ($(strip $(S??_DEPS)),)
-include $(S??_DEPS)
endif
ifneq ($(strip $(C_DEPS)),)
-include $(C_DEPS)
endif
ifneq ($(strip $(C62_DEPS)),)
-include $(C62_DEPS)
endif
ifneq ($(strip $(CXX_DEPS)),)
-include $(CXX_DEPS)
endif
ifneq ($(strip $(C++_DEPS)),)
-include $(C++_DEPS)
endif
ifneq ($(strip $(ASM_UPPER_DEPS)),)
-include $(ASM_UPPER_DEPS)
endif
ifneq ($(strip $(K_DEPS)),)
-include $(K_DEPS)
endif
ifneq ($(strip $(C43_DEPS)),)
-include $(C43_DEPS)
endif
ifneq ($(strip $(INO_DEPS)),)
-include $(INO_DEPS)
endif
ifneq ($(strip $(S67_DEPS)),)
-include $(S67_DEPS)
endif
ifneq ($(strip $(SA_DEPS)),) ifneq ($(strip $(SA_DEPS)),)
-include $(SA_DEPS) -include $(SA_DEPS)
endif endif
ifneq ($(strip $(S43_DEPS)),)
-include $(S43_DEPS)
endif
ifneq ($(strip $(OPT_DEPS)),)
-include $(OPT_DEPS)
endif
ifneq ($(strip $(PDE_DEPS)),)
-include $(PDE_DEPS)
endif
ifneq ($(strip $(S64_DEPS)),)
-include $(S64_DEPS)
endif
ifneq ($(strip $(C_UPPER_DEPS)),)
-include $(C_UPPER_DEPS)
endif
ifneq ($(strip $(C55_DEPS)),)
-include $(C55_DEPS)
endif
endif endif
-include ../makefile.defs -include ../makefile.defs
@@ -139,24 +139,23 @@ all: Debug1.out
# Tool invocations # Tool invocations
Debug1.out: $(OBJS) $(CMD_SRCS) $(GEN_CMDS) Debug1.out: $(OBJS) $(CMD_SRCS) $(GEN_CMDS)
@echo 'Building target: "$@"' @echo 'Building target: $@'
@echo 'Invoking: MSP430 Linker' @echo 'Invoking: MSP430 Linker'
"C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/bin/cl430" -vmspx --data_model=restricted --use_hw_mpy=F5 --advice:power=all -g --define=__MSP430F5438A__ --display_error_number --diag_wrap=off --diag_warning=225 --silicon_errata=CPU21 --silicon_errata=CPU22 --silicon_errata=CPU23 --silicon_errata=CPU40 --printf_support=minimal -z -m"Debug1.map" --heap_size=160 --stack_size=160 --cinit_hold_wdt=on -i"C:/TI_CCS/ccs/ccs_base/msp430/include" -i"C:/TI_CCS/ccs/ccs_base/msp430/lib/5xx_6xx_FRxx" -i"C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/lib" -i"C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include" --reread_libs --display_error_number --diag_wrap=off --warn_sections --xml_link_info="Debug1_linkInfo.xml" --use_hw_mpy=F5 --rom_model -o "Debug1.out" $(ORDERED_OBJS) "C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/bin/cl430" -vmspx --data_model=restricted --use_hw_mpy=F5 --advice:power=all -g --define=__MSP430F5438A__ --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU21 --silicon_errata=CPU22 --silicon_errata=CPU23 --silicon_errata=CPU40 --printf_support=minimal -z -m"Debug1.map" --stack_size=160 --heap_size=160 --cinit_hold_wdt=on -i"C:/ti/ccsv6/ccs_base/msp430/include" -i"C:/ti/ccsv6/ccs_base/msp430/lib/5xx_6xx_FRxx" -i"C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/lib" -i"C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include" --reread_libs --warn_sections --display_error_number --diag_wrap=off --xml_link_info="Debug1_linkInfo.xml" --use_hw_mpy=F5 --rom_model -o "Debug1.out" $(ORDERED_OBJS)
@echo 'Finished building target: "$@"' @echo 'Finished building target: $@'
@echo ' ' @echo ' '
Debug1.hex: $(EXE_OUTPUTS) Debug1.hex: $(EXE_OUTPUTS)
@echo 'Building files: $(strip $(EXE_OUTPUTS__QUOTED))'
@echo 'Invoking: MSP430 Hex Utility' @echo 'Invoking: MSP430 Hex Utility'
"C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/bin/hex430" --memwidth=8 --romwidth=8 --diag_wrap=off -o "Debug1.hex" $(EXE_OUTPUTS__QUOTED) "C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/bin/hex430" --memwidth=8 --romwidth=8 -o "Debug1.hex" $(EXE_OUTPUTS__QUOTED)
@echo 'Finished building: $(strip $(EXE_OUTPUTS__QUOTED))' @echo 'Finished building: $@'
@echo ' ' @echo ' '
# Other Targets # Other Targets
clean: clean:
-$(RM) $(BIN_OUTPUTS__QUOTED)$(EXE_OUTPUTS__QUOTED) -$(RM) $(EXE_OUTPUTS__QUOTED)$(BIN_OUTPUTS__QUOTED)
-$(RM) "clock_init.obj" "main.obj"
-$(RM) "clock_init.d" "main.d" -$(RM) "clock_init.d" "main.d"
-$(RM) "clock_init.obj" "main.obj"
-@echo 'Finished clean' -@echo 'Finished clean'
-@echo ' ' -@echo ' '

170
Telem_Debug/Debug1/Debug/sources.mk
View File

@@ -2,112 +2,112 @@
# Automatically-generated file. Do not edit! # Automatically-generated file. Do not edit!
################################################################################ ################################################################################
C55_SRCS :=
A_SRCS :=
ASM_UPPER_SRCS :=
EXE_SRCS :=
LDS_UPPER_SRCS :=
CPP_SRCS :=
CMD_SRCS :=
O_SRCS := O_SRCS :=
ELF_SRCS := CPP_SRCS :=
C??_SRCS :=
C64_SRCS :=
C67_SRCS :=
SA_SRCS :=
S64_SRCS :=
OPT_SRCS :=
CXX_SRCS :=
S67_SRCS :=
S??_SRCS :=
PDE_SRCS :=
SV7A_SRCS :=
K_SRCS := K_SRCS :=
CLA_SRCS := LD_SRCS :=
S67_SRCS :=
LDS_SRCS :=
CMD_SRCS :=
EXE_SRCS :=
CXX_SRCS :=
CMD_UPPER_SRCS :=
ELF_SRCS :=
C43_SRCS :=
S55_SRCS := S55_SRCS :=
LD_UPPER_SRCS := LD_UPPER_SRCS :=
C62_SRCS :=
S_UPPER_SRCS :=
A_SRCS :=
SA_SRCS :=
C55_SRCS :=
LDS_UPPER_SRCS :=
C_UPPER_SRCS :=
OUT_SRCS := OUT_SRCS :=
INO_SRCS := INO_SRCS :=
LIB_SRCS :=
ASM_SRCS :=
S_UPPER_SRCS :=
S43_SRCS :=
LD_SRCS :=
CMD_UPPER_SRCS :=
C_UPPER_SRCS :=
C++_SRCS :=
C43_SRCS :=
OBJ_SRCS := OBJ_SRCS :=
LDS_SRCS :=
S_SRCS :=
CC_SRCS :=
S62_SRCS := S62_SRCS :=
C62_SRCS := LIB_SRCS :=
PDE_SRCS :=
SV7A_SRCS :=
ASM_SRCS :=
ASM_UPPER_SRCS :=
C++_SRCS :=
CLA_SRCS :=
S??_SRCS :=
C_SRCS := C_SRCS :=
C55_DEPS := C67_SRCS :=
C_UPPER_DEPS := S_SRCS :=
S67_DEPS := S43_SRCS :=
S62_DEPS := OPT_SRCS :=
S_DEPS := C64_SRCS :=
OPT_DEPS := CC_SRCS :=
C??_DEPS := C??_SRCS :=
ASM_UPPER_DEPS := S64_SRCS :=
S??_DEPS :=
C64_DEPS :=
CXX_DEPS :=
S64_DEPS :=
INO_DEPS :=
CLA_DEPS :=
S55_DEPS :=
SV7A_DEPS :=
EXE_OUTPUTS :=
C62_DEPS :=
C67_DEPS :=
PDE_DEPS :=
K_DEPS :=
C_DEPS :=
CC_DEPS :=
BIN_OUTPUTS :=
C++_DEPS :=
C43_DEPS :=
S43_DEPS :=
OBJS := OBJS :=
ASM_DEPS := BIN_OUTPUTS :=
S_DEPS :=
S_UPPER_DEPS := S_UPPER_DEPS :=
S62_DEPS :=
C64_DEPS :=
ASM_DEPS :=
CC_DEPS :=
SV7A_DEPS :=
S55_DEPS :=
C67_DEPS :=
CLA_DEPS :=
C??_DEPS :=
CPP_DEPS := CPP_DEPS :=
S??_DEPS :=
C_DEPS :=
C62_DEPS :=
EXE_OUTPUTS :=
CXX_DEPS :=
C++_DEPS :=
ASM_UPPER_DEPS :=
K_DEPS :=
C43_DEPS :=
INO_DEPS :=
S67_DEPS :=
SA_DEPS := SA_DEPS :=
C++_DEPS__QUOTED := S43_DEPS :=
OPT_DEPS__QUOTED := OPT_DEPS :=
S_UPPER_DEPS__QUOTED := PDE_DEPS :=
SA_DEPS__QUOTED := S64_DEPS :=
C??_DEPS__QUOTED := C_UPPER_DEPS :=
S67_DEPS__QUOTED := C55_DEPS :=
C55_DEPS__QUOTED := CPP_DEPS__QUOTED :=
CC_DEPS__QUOTED :=
ASM_UPPER_DEPS__QUOTED :=
SV7A_DEPS__QUOTED :=
S??_DEPS__QUOTED :=
OBJS__QUOTED :=
C67_DEPS__QUOTED := C67_DEPS__QUOTED :=
K_DEPS__QUOTED :=
S55_DEPS__QUOTED :=
INO_DEPS__QUOTED := INO_DEPS__QUOTED :=
C??_DEPS__QUOTED :=
S_UPPER_DEPS__QUOTED :=
CLA_DEPS__QUOTED :=
ASM_UPPER_DEPS__QUOTED :=
C62_DEPS__QUOTED := C62_DEPS__QUOTED :=
CXX_DEPS__QUOTED :=
EXE_OUTPUTS__QUOTED :=
S67_DEPS__QUOTED :=
BIN_OUTPUTS__QUOTED :=
C_DEPS__QUOTED := C_DEPS__QUOTED :=
C_UPPER_DEPS__QUOTED := C_UPPER_DEPS__QUOTED :=
C43_DEPS__QUOTED := OPT_DEPS__QUOTED :=
CPP_DEPS__QUOTED :=
BIN_OUTPUTS__QUOTED :=
C64_DEPS__QUOTED :=
CXX_DEPS__QUOTED :=
CLA_DEPS__QUOTED :=
S_DEPS__QUOTED := S_DEPS__QUOTED :=
ASM_DEPS__QUOTED := K_DEPS__QUOTED :=
S??_DEPS__QUOTED :=
C64_DEPS__QUOTED :=
C++_DEPS__QUOTED :=
OBJS__QUOTED :=
CC_DEPS__QUOTED :=
S43_DEPS__QUOTED := S43_DEPS__QUOTED :=
EXE_OUTPUTS__QUOTED := S55_DEPS__QUOTED :=
S64_DEPS__QUOTED := SA_DEPS__QUOTED :=
S62_DEPS__QUOTED := C55_DEPS__QUOTED :=
PDE_DEPS__QUOTED := PDE_DEPS__QUOTED :=
C43_DEPS__QUOTED :=
S62_DEPS__QUOTED :=
ASM_DEPS__QUOTED :=
SV7A_DEPS__QUOTED :=
S64_DEPS__QUOTED :=
# Every subdirectory with source files must be described here # Every subdirectory with source files must be described here
SUBDIRS := \ SUBDIRS := \

17
Telem_Debug/Debug1/Debug/subdir_rules.mk
View File

@@ -2,14 +2,19 @@
# Automatically-generated file. Do not edit! # Automatically-generated file. Do not edit!
################################################################################ ################################################################################
SHELL = cmd.exe
# Each subdirectory must supply rules for building sources it contributes # Each subdirectory must supply rules for building sources it contributes
%.obj: ../%.c $(GEN_OPTS) | $(GEN_FILES) $(GEN_MISC_FILES) clock_init.obj: ../clock_init.c $(GEN_OPTS) | $(GEN_HDRS)
@echo 'Building file: "$<"' @echo 'Building file: $<'
@echo 'Invoking: MSP430 Compiler' @echo 'Invoking: MSP430 Compiler'
"C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/bin/cl430" -vmspx --data_model=restricted --use_hw_mpy=F5 --include_path="C:/TI_CCS/ccs/ccs_base/msp430/include" --include_path="C:/TI_CCS/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include" --advice:power=all -g --define=__MSP430F5438A__ --display_error_number --diag_wrap=off --diag_warning=225 --silicon_errata=CPU21 --silicon_errata=CPU22 --silicon_errata=CPU23 --silicon_errata=CPU40 --printf_support=minimal --preproc_with_compile --preproc_dependency="$(basename $(<F)).d_raw" $(GEN_OPTS__FLAG) "$<" "C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/bin/cl430" -vmspx --data_model=restricted --use_hw_mpy=F5 --include_path="C:/ti/ccsv6/ccs_base/msp430/include" --include_path="C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include" --advice:power=all -g --define=__MSP430F5438A__ --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU21 --silicon_errata=CPU22 --silicon_errata=CPU23 --silicon_errata=CPU40 --printf_support=minimal --preproc_with_compile --preproc_dependency="clock_init.d" $(GEN_OPTS__FLAG) "$<"
@echo 'Finished building: "$<"' @echo 'Finished building: $<'
@echo ' '
main.obj: ../main.c $(GEN_OPTS) | $(GEN_HDRS)
@echo 'Building file: $<'
@echo 'Invoking: MSP430 Compiler'
"C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/bin/cl430" -vmspx --data_model=restricted --use_hw_mpy=F5 --include_path="C:/ti/ccsv6/ccs_base/msp430/include" --include_path="C:/ti/ccsv6/tools/compiler/msp430_15.12.3.LTS/include" --advice:power=all -g --define=__MSP430F5438A__ --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU21 --silicon_errata=CPU22 --silicon_errata=CPU23 --silicon_errata=CPU40 --printf_support=minimal --preproc_with_compile --preproc_dependency="main.d" $(GEN_OPTS__FLAG) "$<"
@echo 'Finished building: $<'
@echo ' ' @echo ' '

16
Telem_Debug/Debug1/Debug/subdir_vars.mk
View File

@@ -2,8 +2,6 @@
# Automatically-generated file. Do not edit! # Automatically-generated file. Do not edit!
################################################################################ ################################################################################
SHELL = cmd.exe
# Add inputs and outputs from these tool invocations to the build variables # Add inputs and outputs from these tool invocations to the build variables
CMD_SRCS += \ CMD_SRCS += \
../lnk_msp430f5438a.cmd ../lnk_msp430f5438a.cmd
@@ -12,22 +10,22 @@ C_SRCS += \
../clock_init.c \ ../clock_init.c \
../main.c ../main.c
C_DEPS += \
./clock_init.d \
./main.d
OBJS += \ OBJS += \
./clock_init.obj \ ./clock_init.obj \
./main.obj ./main.obj
OBJS__QUOTED += \ C_DEPS += \
"clock_init.obj" \ ./clock_init.d \
"main.obj" ./main.d
C_DEPS__QUOTED += \ C_DEPS__QUOTED += \
"clock_init.d" \ "clock_init.d" \
"main.d" "main.d"
OBJS__QUOTED += \
"clock_init.obj" \
"main.obj"
C_SRCS__QUOTED += \ C_SRCS__QUOTED += \
"../clock_init.c" \ "../clock_init.c" \
"../main.c" "../main.c"