William/WMU-ECE-3570-Lab
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Adjusted indentation of testbench code

Browse Source
This commit is contained in:
WilliamMiceli
2019-02-25 13:27:22 -05:00
parent 7c83a77713
commit 1734d58b47
5 changed files with 680 additions and 690 deletions
Download Patch File Download Diff File Expand all files Collapse all files

84
lab2CA.srcs/sources_1/new/FetchUnit.v
View File

@@ -32,12 +32,10 @@ endmodule
//testbench
module fetchUnit_tb();
reg [8:0] addr_in;
reg opidx;
reg reset;
wire [8:0] addr_out;
reg [8:0] addr_in;
reg opidx,reset,clk;
wire [8:0] addr_out;
reg clk;
initial begin
clk = 1'b0;
end
@@ -45,48 +43,48 @@ wire [8:0] addr_out;
#5 clk = ~clk; // Period to be determined
end
FetchUnit fetchUnit0(
.clk(clk),
.reset(reset),
.op_idx(opidx),
.AddrIn(addr_in),
.AddrOut(addr_out));
FetchUnit tb0(
.clk(clk),
.reset(reset),
.op_idx(opidx),
.AddrIn(addr_in),
.AddrOut(addr_out));
initial begin
reset = 0;
opidx = 1'b1;
addr_in = 0'b000000000;
#5
reset = 1;
#5
reset = 0;
opidx = 1'b0;
addr_in = 9'b000001111;
#5
#5
addr_in = 9'b011000011;
#5
#5
opidx = 1'b1;
#5
#5
#5
#5
opidx = 1'b0;
addr_in = 9'b000001111;
#5
#5
addr_in = 9'b010010011;
#5
opidx = 1'b1;
#5
#5
#5
#5
#5
$finish;
reset = 0;
opidx = 1'b1;
addr_in = 0'b000000000;
#5
reset = 1;
#5
reset = 0;
opidx = 1'b0;
addr_in = 9'b000001111;
#5
#5
addr_in = 9'b011000011;
#5
#5
opidx = 1'b1;
#5
#5
#5
#5
opidx = 1'b0;
addr_in = 9'b000001111;
#5
#5
addr_in = 9'b010010011;
#5
opidx = 1'b1;
#5
#5
#5
#5
#5
$finish;
end
endmodule