Modified sensitivities for result; Vivado metadata
This commit is contained in:
WilliamMiceli
145
lab2CA.runs/impl_1/CPU9bits_methodology_drc_routed.rpt
Normal file
145
lab2CA.runs/impl_1/CPU9bits_methodology_drc_routed.rpt
Normal file
@@ -0,0 +1,145 @@
|
||||
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
|
||||
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|
||||
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec 6 23:38:27 MST 2018
|
||||
| Date : Sat Mar 30 15:55:19 2019
|
||||
| Host : WM-G75VW running 64-bit major release (build 9200)
|
||||
| Command : report_methodology -file CPU9bits_methodology_drc_routed.rpt -pb CPU9bits_methodology_drc_routed.pb -rpx CPU9bits_methodology_drc_routed.rpx
|
||||
| Design : CPU9bits
|
||||
| Device : xc7k160tifbg484-2L
|
||||
| Speed File : -2L
|
||||
| Design State : Fully Routed
|
||||
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|
||||
|
||||
Report Methodology
|
||||
|
||||
Table of Contents
|
||||
-----------------
|
||||
1. REPORT SUMMARY
|
||||
2. REPORT DETAILS
|
||||
|
||||
1. REPORT SUMMARY
|
||||
-----------------
|
||||
Netlist: netlist
|
||||
Floorplan: design_1
|
||||
Design limits: <entire design considered>
|
||||
Max violations: <unlimited>
|
||||
Violations found: 22
|
||||
+-----------+----------+-----------------------------+------------+
|
||||
| Rule | Severity | Description | Violations |
|
||||
+-----------+----------+-----------------------------+------------+
|
||||
| TIMING-17 | Warning | Non-clocked sequential cell | 22 |
|
||||
+-----------+----------+-----------------------------+------------+
|
||||
|
||||
2. REPORT DETAILS
|
||||
-----------------
|
||||
TIMING-17#1 Warning
|
||||
Non-clocked sequential cell
|
||||
The clock pin FetchU/PC/Dout_reg[0]/C is not reached by a timing clock
|
||||
Related violations: <none>
|
||||
|
||||
TIMING-17#2 Warning
|
||||
Non-clocked sequential cell
|
||||
The clock pin FetchU/PC/Dout_reg[1]/C is not reached by a timing clock
|
||||
Related violations: <none>
|
||||
|
||||
TIMING-17#3 Warning
|
||||
Non-clocked sequential cell
|
||||
The clock pin FetchU/PC/Dout_reg[2]/C is not reached by a timing clock
|
||||
Related violations: <none>
|
||||
|
||||
TIMING-17#4 Warning
|
||||
Non-clocked sequential cell
|
||||
The clock pin RF/r0/Dout_reg[0]/C is not reached by a timing clock
|
||||
Related violations: <none>
|
||||
|
||||
TIMING-17#5 Warning
|
||||
Non-clocked sequential cell
|
||||
The clock pin RF/r0/Dout_reg[1]/C is not reached by a timing clock
|
||||
Related violations: <none>
|
||||
|
||||
TIMING-17#6 Warning
|
||||
Non-clocked sequential cell
|
||||
The clock pin RF/r0/Dout_reg[2]/C is not reached by a timing clock
|
||||
Related violations: <none>
|
||||
|
||||
TIMING-17#7 Warning
|
||||
Non-clocked sequential cell
|
||||
The clock pin RF/r0/Dout_reg[3]/C is not reached by a timing clock
|
||||
Related violations: <none>
|
||||
|
||||
TIMING-17#8 Warning
|
||||
Non-clocked sequential cell
|
||||
The clock pin RF/r0/Dout_reg[4]/C is not reached by a timing clock
|
||||
Related violations: <none>
|
||||
|
||||
TIMING-17#9 Warning
|
||||
Non-clocked sequential cell
|
||||
The clock pin RF/r0/Dout_reg[5]/C is not reached by a timing clock
|
||||
Related violations: <none>
|
||||
|
||||
TIMING-17#10 Warning
|
||||
Non-clocked sequential cell
|
||||
The clock pin RF/r0/Dout_reg[6]/C is not reached by a timing clock
|
||||
Related violations: <none>
|
||||
|
||||
TIMING-17#11 Warning
|
||||
Non-clocked sequential cell
|
||||
The clock pin RF/r0/Dout_reg[7]/C is not reached by a timing clock
|
||||
Related violations: <none>
|
||||
|
||||
TIMING-17#12 Warning
|
||||
Non-clocked sequential cell
|
||||
The clock pin RF/r0/Dout_reg[8]/C is not reached by a timing clock
|
||||
Related violations: <none>
|
||||
|
||||
TIMING-17#13 Warning
|
||||
Non-clocked sequential cell
|
||||
The clock pin RF/r1/Dout_reg[0]/C is not reached by a timing clock
|
||||
Related violations: <none>
|
||||
|
||||
TIMING-17#14 Warning
|
||||
Non-clocked sequential cell
|
||||
The clock pin RF/r1/Dout_reg[1]/C is not reached by a timing clock
|
||||
Related violations: <none>
|
||||
|
||||
TIMING-17#15 Warning
|
||||
Non-clocked sequential cell
|
||||
The clock pin RF/r1/Dout_reg[2]/C is not reached by a timing clock
|
||||
Related violations: <none>
|
||||
|
||||
TIMING-17#16 Warning
|
||||
Non-clocked sequential cell
|
||||
The clock pin RF/r1/Dout_reg[3]/C is not reached by a timing clock
|
||||
Related violations: <none>
|
||||
|
||||
TIMING-17#17 Warning
|
||||
Non-clocked sequential cell
|
||||
The clock pin RF/r1/Dout_reg[4]/C is not reached by a timing clock
|
||||
Related violations: <none>
|
||||
|
||||
TIMING-17#18 Warning
|
||||
Non-clocked sequential cell
|
||||
The clock pin RF/r1/Dout_reg[5]/C is not reached by a timing clock
|
||||
Related violations: <none>
|
||||
|
||||
TIMING-17#19 Warning
|
||||
Non-clocked sequential cell
|
||||
The clock pin RF/r1/Dout_reg[6]/C is not reached by a timing clock
|
||||
Related violations: <none>
|
||||
|
||||
TIMING-17#20 Warning
|
||||
Non-clocked sequential cell
|
||||
The clock pin RF/r1/Dout_reg[7]/C is not reached by a timing clock
|
||||
Related violations: <none>
|
||||
|
||||
TIMING-17#21 Warning
|
||||
Non-clocked sequential cell
|
||||
The clock pin RF/r1/Dout_reg[8]/C is not reached by a timing clock
|
||||
Related violations: <none>
|
||||
|
||||
TIMING-17#22 Warning
|
||||
Non-clocked sequential cell
|
||||
The clock pin dM/memory_reg/CLKARDCLK is not reached by a timing clock
|
||||
Related violations: <none>
|
||||
|
||||
|
||||
Reference in New Issue
Block a user