William/WMU-ECE-3570-Lab
1
0 Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Modified sensitivities for result; Vivado metadata

Browse Source
This commit is contained in:
WilliamMiceli committed 2019-03-30 15:59:43 -04:00
1 parent ea0111542a
commit 443d01eba1
45 files changed
+2585 -124
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

lab2CA.srcs/sources_1/new/CPU9bits.v
+1 -1
View File
@@ -175,7 +175,7 @@ module CPU9bits(
.switch(link)
);
always @ (instr, op0, op1)
always @ (instr, dataMemOut, AluOut, AddiOut)
begin
case(instr[8:5])
4'b0001: // Load Byte