William/WMU-ECE-3570-Lab
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Indented better

Browse Source
This commit is contained in:
WilliamMiceli
2019-04-06 16:06:49 -04:00
parent b3e2adb097
commit 4aad1aaaf7
1 changed files with 154 additions and 152 deletions
Download Patch File Download Diff File Expand all files Collapse all files

306
lab2CA.srcs/sources_1/new/ControlUnit.v
View File

@@ -13,71 +13,72 @@ module ControlUnit(
case(instIn) case(instIn)
4'b0000: // Halt/NOP 4'b0000: // Halt/NOP
begin begin
halt <= 1'b1; halt <= 1'b1;
RegEn <= 1'b1; RegEn <= 1'b1;
FU <= 3'b001; // Disable Branching FU <= 3'b001; // Disable Branching
addi <= 1'b0; addi <= 1'b0;
dataMemEn <= 1'b0; // Disabled dataMemEn <= 1'b0; // Disabled
aluOut <= 4'b0000; aluOut <= 4'b0000;
mem <= 1'b0; mem <= 1'b0;
link <= 1'b0; link <= 1'b0;
bank <= 2'b10; bank <= 2'b10;
js <= 1'b0; js <= 1'b0;
end end
4'b0001: // Load Byte 4'b0001: // Load Byte
begin begin
aluOut <= 4'b0000; aluOut <= 4'b0000;
mem <= 1'b1; mem <= 1'b1;
dataMemEn <= 1'b0; // Disabled dataMemEn <= 1'b0; // Disabled
RegEn <= 1'b0; RegEn <= 1'b0;
FU <= 3'b001; // Disable Branching FU <= 3'b001; // Disable Branching
addi <= 1'b0; addi <= 1'b0;
halt <= 1'b0; halt <= 1'b0;
link <= 1'b0; link <= 1'b0;
bank <= 2'b10; bank <= 2'b10;
js <= 1'b0; js <= 1'b0;
end end
4'b0010: // Store Byte 4'b0010: // Store Byte
begin begin
aluOut <= 4'b0000; aluOut <= 4'b0000;
mem <= 1'b0; mem <= 1'b0;
dataMemEn <= 1'b1; // Enabled dataMemEn <= 1'b1; // Enabled
RegEn <= 1'b1; RegEn <= 1'b1;
FU <= 3'b001; // Disable Branching FU <= 3'b001; // Disable Branching
halt <= 1'b0; halt <= 1'b0;
addi <= 1'b0; addi <= 1'b0;
link <= 1'b0; link <= 1'b0;
bank <= 2'b10; bank <= 2'b10;
js <= 1'b0; js <= 1'b0;
end end
4'b0011: // Link 4'b0011: // Link
begin begin
halt <= 1'b0; halt <= 1'b0;
RegEn <= 1'b0; RegEn <= 1'b0;
FU <= 3'b001; FU <= 3'b001;
addi <= 1'b0; addi <= 1'b0;
aluOut <= 4'b0000; aluOut <= 4'b0000;
mem <= 1'b0; mem <= 1'b0;
dataMemEn <= 1'b0; // Disabled dataMemEn <= 1'b0; // Disabled
link <= 1'b1; link <= 1'b1;
bank <= 2'b10; bank <= 2'b10;
js <= 1'b0; js <= 1'b0;
end end
4'b0100: // Zero 4'b0100: // Zero
begin begin
aluOut <= 4'b1011; aluOut <= 4'b1011;
RegEn <= 1'b0; RegEn <= 1'b0;
FU <= 3'b001; // Disable Branching FU <= 3'b001; // Disable Branching
halt <= 1'b0; halt <= 1'b0;
addi <= 1'b0; addi <= 1'b0;
mem <= 1'b0; mem <= 1'b0;
dataMemEn <= 1'b0; // Disabled dataMemEn <= 1'b0; // Disabled
link <= 1'b0; link <= 1'b0;
bank <= 2'b10; bank <= 2'b10;
js <= 1'b0; js <= 1'b0;
end end
4'b0101: // Add/Subtract 4'b0101: // Add/Subtract
if(functBit == 1) begin // Subtract if(functBit == 1) // Subtract
begin
aluOut <= 4'b0001; aluOut <= 4'b0001;
RegEn <= 1'b0; RegEn <= 1'b0;
FU <= 3'b001; FU <= 3'b001;
@@ -88,8 +89,9 @@ module ControlUnit(
link <= 1'b0; link <= 1'b0;
bank <= 2'b10; bank <= 2'b10;
js <= 1'b0; js <= 1'b0;
end end
else begin // Add else // Add
begin
aluOut <= 4'b0000; aluOut <= 4'b0000;
RegEn <= 1'b0; RegEn <= 1'b0;
FU <= 3'b001; // Disable Branching FU <= 3'b001; // Disable Branching
@@ -100,114 +102,114 @@ module ControlUnit(
link <= 1'b0; link <= 1'b0;
bank <= 2'b10; bank <= 2'b10;
js <= 1'b0; js <= 1'b0;
end end
4'b0110: // Add Immediate 4'b0110: // Add Immediate
begin begin
aluOut <= 4'b1010; aluOut <= 4'b1010;
addi <= 1'b1; addi <= 1'b1;
RegEn <= 1'b0; RegEn <= 1'b0;
FU <= 3'b001; // Disable Branching FU <= 3'b001; // Disable Branching
halt <= 1'b0; halt <= 1'b0;
mem <= 1'b0; mem <= 1'b0;
dataMemEn <= 1'b0; // Disabled dataMemEn <= 1'b0; // Disabled
link <= 1'b0; link <= 1'b0;
bank <= 2'b10; bank <= 2'b10;
js <= 1'b0; js <= 1'b0;
end end
4'b0111: // Set if Less Than 4'b0111: // Set if Less Than
begin begin
aluOut <= 4'b1001; aluOut <= 4'b1001;
RegEn <= 1'b0; RegEn <= 1'b0;
FU <= 3'b001; // Disable Branching FU <= 3'b001; // Disable Branching
halt <= 1'b0; halt <= 1'b0;
addi <= 1'b0; addi <= 1'b0;
mem <= 1'b0; mem <= 1'b0;
dataMemEn <= 1'b0; // Disabled dataMemEn <= 1'b0; // Disabled
link <= 1'b0; link <= 1'b0;
bank <= 2'b10; bank <= 2'b10;
js <= 1'b0; js <= 1'b0;
end end
4'b1000: // Jump to Register 4'b1000: // Jump to Register
begin begin
aluOut <= 4'b0000; aluOut <= 4'b0000;
FU <= 3'b000; FU <= 3'b000;
RegEn <= 1'b1; RegEn <= 1'b1;
halt <= 1'b0; halt <= 1'b0;
addi <= 1'b0; addi <= 1'b0;
mem <= 1'b0; mem <= 1'b0;
dataMemEn <= 1'b0; // Disabled dataMemEn <= 1'b0; // Disabled
link <= 1'b0; link <= 1'b0;
bank <= 2'b10; bank <= 2'b10;
js <= 1'b0; js <= 1'b0;
end end
4'b1001: // Jump Forward 4'b1001: // Jump Forward
begin begin
aluOut <= 4'b0000; aluOut <= 4'b0000;
FU <= 3'b010; FU <= 3'b010;
RegEn <= 1'b1; RegEn <= 1'b1;
halt <= 1'b0; halt <= 1'b0;
addi <= 1'b0; addi <= 1'b0;
mem <= 1'b0; mem <= 1'b0;
dataMemEn <= 1'b0; // Disabled dataMemEn <= 1'b0; // Disabled
link <= 1'b0; link <= 1'b0;
bank <= 2'b10; bank <= 2'b10;
js <= 1'b0; js <= 1'b0;
end end
4'b1010: // Bank Load/Bank Store 4'b1010: // Bank Load/Bank Store
begin begin
halt <= 1'b0; halt <= 1'b0;
RegEn <= !functBit; RegEn <= !functBit;
FU <= 3'b001; // Disable Branching FU <= 3'b001; // Disable Branching
addi <= 1'b0; addi <= 1'b0;
aluOut <= 4'b0000; aluOut <= 4'b0000;
dataMemEn <= 1'b0; // Disabled dataMemEn <= 1'b0; // Disabled
mem <= 1'b0; mem <= 1'b0;
link <= 1'b0; link <= 1'b0;
bank <= {functBit,functBit}; bank <= {functBit,functBit};
js <= 1'b0; js <= 1'b0;
end end
4'b1011: // Jump Backward 4'b1011: // Jump Backward
begin begin
aluOut <= 4'b0000; aluOut <= 4'b0000;
FU <= 3'b010; FU <= 3'b010;
RegEn <= 1'b1; RegEn <= 1'b1;
halt <= 1'b0; halt <= 1'b0;
addi <= 1'b0; addi <= 1'b0;
mem <= 1'b0; mem <= 1'b0;
dataMemEn <= 1'b0; // Disabled dataMemEn <= 1'b0; // Disabled
link <= 1'b0; link <= 1'b0;
bank <= 2'b10; bank <= 2'b10;
js <= 1'b1; js <= 1'b1;
end end
4'b1100: // Branch if Zero 4'b1100: // Branch if Zero
begin begin
aluOut <= 4'b1010; aluOut <= 4'b1010;
FU <= 3'b110; FU <= 3'b110;
RegEn <= 1'b1; RegEn <= 1'b1;
halt <= 1'b0; halt <= 1'b0;
addi <= 1'b0; addi <= 1'b0;
mem <= 1'b0; mem <= 1'b0;
dataMemEn <= 1'b0; // Disabled dataMemEn <= 1'b0; // Disabled
link <= 1'b0; link <= 1'b0;
bank <= 2'b10; bank <= 2'b10;
js <= 1'b0; js <= 1'b0;
end end
4'b1101: // NOR 4'b1101: // NOR
begin begin
aluOut <= 4'b0011; aluOut <= 4'b0011;
RegEn <= 1'b0; RegEn <= 1'b0;
FU <= 3'b001; // Disable Branching FU <= 3'b001; // Disable Branching
halt <= 1'b0; halt <= 1'b0;
addi <= 1'b0; addi <= 1'b0;
mem <= 1'b0; mem <= 1'b0;
dataMemEn <= 1'b0; // Disabled dataMemEn <= 1'b0; // Disabled
link <= 1'b0; link <= 1'b0;
bank <= 2'b10; bank <= 2'b10;
js <= 1'b0; js <= 1'b0;
end end
4'b1110: // OR/AND 4'b1110: // OR/AND
if(functBit == 1) // AND if(functBit == 1) // AND
begin begin
aluOut <= 4'b0100; aluOut <= 4'b0100;
RegEn <= 1'b0; RegEn <= 1'b0;
FU <= 3'b001; // Disable Branching FU <= 3'b001; // Disable Branching
@@ -218,9 +220,9 @@ module ControlUnit(
link <= 1'b0; link <= 1'b0;
bank <= 2'b10; bank <= 2'b10;
js <= 1'b0; js <= 1'b0;
end end
else // OR else // OR
begin begin
aluOut <= 4'b0010; aluOut <= 4'b0010;
RegEn <= 1'b0; RegEn <= 1'b0;
FU <= 3'b001; // Disable Branching FU <= 3'b001; // Disable Branching
@@ -231,10 +233,10 @@ module ControlUnit(
link <= 1'b0; link <= 1'b0;
bank <= 2'b10; bank <= 2'b10;
js <= 1'b0; js <= 1'b0;
end end
4'b1111: // Shift Right Logical/Shift Left Logical 4'b1111: // Shift Right Logical/Shift Left Logical
if(functBit == 1) // Shift Right Logical if(functBit == 1) // Shift Right Logical
begin begin
aluOut <= 4'b0110; aluOut <= 4'b0110;
RegEn <= 1'b0; RegEn <= 1'b0;
FU <= 3'b001; // Disable Branching FU <= 3'b001; // Disable Branching
@@ -245,9 +247,9 @@ module ControlUnit(
link <= 1'b0; link <= 1'b0;
bank <= 2'b10; bank <= 2'b10;
js <= 1'b0; js <= 1'b0;
end end
else // Shift Left Logical else // Shift Left Logical
begin begin
aluOut <= 4'b0101; aluOut <= 4'b0101;
RegEn <= 1'b0; RegEn <= 1'b0;
FU <= 3'b001; // Disable Branching FU <= 3'b001; // Disable Branching
@@ -258,19 +260,19 @@ module ControlUnit(
link <= 1'b0; link <= 1'b0;
bank <= 2'b10; bank <= 2'b10;
js <= 1'b0; js <= 1'b0;
end end
default: default:
begin begin
halt <= 1'b1; halt <= 1'b1;
RegEn <= 1'b1; RegEn <= 1'b1;
FU <= 3'b001; FU <= 3'b001;
dataMemEn <= 1'b0; // Disabled dataMemEn <= 1'b0; // Disabled
addi <= 1'b0; addi <= 1'b0;
aluOut <= 4'b0000; aluOut <= 4'b0000;
mem <= 1'b0; mem <= 1'b0;
link <= 1'b0; link <= 1'b0;
bank <= 2'b10; bank <= 2'b10;
js <= 1'b0; js <= 1'b0;
end end
endcase endcase
end end