William/WMU-ECE-3570-Lab
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Fixed indentations

Browse Source
This commit is contained in:
WilliamMiceli
2019-03-29 17:28:50 -04:00
parent 2479eefa00
commit 71c6c2ad55
1 changed files with 264 additions and 263 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
lab2CA.srcs/sources_1/new/ControlUnit.v
View File

@@ -8,7 +8,8 @@ module ControlUnit(
output reg [1:0] bank, output reg [1:0] bank,
output reg addi, mem, dataMemEn, RegEn, halt, link, js); output reg addi, mem, dataMemEn, RegEn, halt, link, js);
always @(instIn, functBit)begin always @(instIn, functBit)
begin
case(instIn) case(instIn)
4'b0000: // Halt/NOP 4'b0000: // Halt/NOP
begin begin