William/WMU-ECE-3570-Lab
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Nonsense

Browse Source
This commit is contained in:
Johannes
2019-04-11 19:23:15 -04:00
parent bc9c02322c
commit a3064a836b
52 changed files with 3466 additions and 405 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
lab2CA.srcs/sources_1/new/dataMemory.v
View File

@@ -6,7 +6,7 @@ module dataMemory(
output reg [8:0] readData
);
reg [8:0] memory [100:0]; // Maximum of 512 memory locations
reg [8:0] memory [1:0]; // Maximum of 512 memory locations
// Vivado will give warnings of unconnected ports on the "address" bus if they are unused
initial begin
@@ -15,8 +15,8 @@ module dataMemory(
//Equation Solver Memory
// memory[0] <= 9'b000000001;
// memory[1] <= 9'b000000010;
memory[0] <= 9'b000000001;
memory[1] <= 9'b000000010;