William/WMU-ECE-3570-Lab
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Vivado runs/sim

Browse Source
This commit is contained in:
WilliamMiceli
2019-04-06 14:16:26 -04:00
parent b4f855c65b
commit de8740a231
65 changed files with 453 additions and 2787 deletions
Download Patch File Download Diff File Expand all files Collapse all files

16
lab2CA.sim/sim_1/behav/xsim/CPU9bits_vlog.prj Normal file
View File

@@ -0,0 +1,16 @@
# compile verilog/system verilog design source files
verilog xil_defaultlib \
"../../../../lab2CA.srcs/sources_1/new/ALU.v" \
"../../../../lab2CA.srcs/sources_1/new/BasicModules.v" \
"../../../../lab2CA.srcs/sources_1/new/ControlUnit.v" \
"../../../../lab2CA.srcs/sources_1/new/FetchUnit.v" \
"../../../../lab2CA.srcs/sources_1/new/RegFile.v" \
"../../../../lab2CA.srcs/sources_1/new/dataMemory.v" \
"../../../../lab2CA.srcs/sources_1/new/instructionMemory.v" \
"../../../../lab2CA.srcs/sources_1/new/CPU9bits.v" \
# compile glbl module
verilog xil_defaultlib "glbl.v"
# Do not sort compile order
nosort