Idek what ive changed its been so long
This commit is contained in:
@@ -1,7 +1,5 @@
|
||||
`timescale 1ns / 1ps
|
||||
|
||||
|
||||
|
||||
module EMModule(
|
||||
input wire reset, clk,
|
||||
input wire [50:0] PipIn,
|
||||
|
||||
Reference in New Issue
Block a user