This website requires JavaScript.
Explore
Help
Sign In
William
/
WMU-ECE-3570-Lab
Watch
1
Star
0
Fork
0
You've already forked WMU-ECE-3570-Lab
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
Files
c85ad153dc187d6f37da52e8f2bb54b116720f00
WMU-ECE-3570-Lab
/
lab2CA.srcs
/
sources_1
/
new
History
Johannes
c85ad153dc
Tested the instructions using the instruction memory
...
All of the instructions seem to be working other than beq. I might just be calling it wrong
2019-03-20 12:08:24 -04:00
..
ALU.v
Added zeroing instr
2019-03-16 14:34:36 -04:00
BasicModules.v
Added zeroing instr
2019-03-16 14:34:36 -04:00
ControlUnit.v
Added zeroing instr
2019-03-16 14:34:36 -04:00
CPU9bits.v
Tested the instructions using the instruction memory
2019-03-20 12:08:24 -04:00
dataMemory.v
Minor changes to CPU
2019-03-16 14:55:37 -04:00
FetchUnit.v
Better Sim
2019-03-14 14:37:58 -04:00
instructionMemory.v
Tested the instructions using the instruction memory
2019-03-20 12:08:24 -04:00
RegFile.v
Fixed bugs, finished BEQ, Added Halt
2019-03-13 11:14:52 -04:00