Added 3.3v to main schematic, added CANV and 3.3v nodes. Updated Power PCB
This commit is contained in:
Binary file not shown.
BIN
Binary file not shown.
BIN
Binary file not shown.
BIN
Binary file not shown.
BIN
Binary file not shown.
Binary file not shown.
+14
@@ -0,0 +1,14 @@
|
||||
Change Component Designator: Old Designator=C? New Designator=C73
|
||||
Change Component Designator: Old Designator=C? New Designator=C74
|
||||
Change Component Designator: Old Designator=C? New Designator=C75
|
||||
Change Component Designator: Old Designator=C? New Designator=C76
|
||||
Change Component Designator: Old Designator=C? New Designator=C77
|
||||
Change Component Designator: Old Designator=C? New Designator=C78
|
||||
Change Component Designator: Old Designator=D? New Designator=D5
|
||||
Change Component Designator: Old Designator=L? New Designator=L5
|
||||
Change Component Designator: Old Designator=Q? New Designator=Q6
|
||||
Change Component Designator: Old Designator=R? New Designator=R70
|
||||
Change Component Designator: Old Designator=R? New Designator=R71
|
||||
Change Component Designator: Old Designator=R? New Designator=R72
|
||||
Change Component Designator: Old Designator=R? New Designator=R73
|
||||
Change Component Designator: Old Designator=U? New Designator=U15
|
||||
+5159
File diff suppressed because it is too large
Load Diff
+13
-2
@@ -1,11 +1,22 @@
|
||||
2020-2021 Telemetry and Lighting Board
|
||||
*SPICE Netlist generated by Advanced Sim server on 3/8/2021 3:26:54 AM
|
||||
*SPICE Netlist generated by Advanced Sim server on 4/4/2021 7:22:34 PM
|
||||
.options MixedSimGenerated
|
||||
|
||||
*Schematic Netlist:
|
||||
RR59 NetR59_1 NetR59_2 1K TC1=0 TC2=0
|
||||
RR61 NetL3_2 12V 1K TC1=0 TC2=0
|
||||
RR62 NetR62_1 NetQ30_4 1K TC1=0 TC2=0
|
||||
RR63 NetR63_1 NetQ30_4 1K TC1=0 TC2=0
|
||||
|
||||
.SAVE allV
|
||||
.SAVE allI
|
||||
.SAVE allP
|
||||
|
||||
.PLOT {12V}
|
||||
.PLOT {12V}
|
||||
|
||||
*Selected Circuit Analyses:
|
||||
.TRAN 10u 1m 0 10u
|
||||
.TRAN 20.00n 5.000u 0 20.00n
|
||||
.OP
|
||||
|
||||
.END
|
||||
|
||||
Binary file not shown.
+3
-3
File diff suppressed because one or more lines are too long
+3
-3
File diff suppressed because one or more lines are too long
Reference in New Issue
Block a user