Added pipeline registers
This commit is contained in:
@@ -10,15 +10,15 @@ module instructionMemory(
|
||||
|
||||
initial begin
|
||||
//Equation Solver
|
||||
memory[0] <= 9'b000000000;
|
||||
memory[1] <= 9'b011000000; //add0
|
||||
memory[1] <= 9'b011001001; //add1
|
||||
memory[1] <= 9'b000100000; //load
|
||||
memory[2] <= 9'b000101000; //load
|
||||
memory[3] <= 9'b010100010; //add
|
||||
memory[4] <= 9'b111100000; //shift left
|
||||
memory[5] <= 9'b111100000; //shift left
|
||||
memory[6] <= 9'b000000000; //halt
|
||||
// memory[0] <= 9'b000000000;
|
||||
// memory[1] <= 9'b011000000; //add0
|
||||
// memory[1] <= 9'b011001001; //add1
|
||||
// memory[1] <= 9'b000100000; //load
|
||||
// memory[2] <= 9'b000101000; //load
|
||||
// memory[3] <= 9'b010100010; //add
|
||||
// memory[4] <= 9'b111100000; //shift left
|
||||
// memory[5] <= 9'b111100000; //shift left
|
||||
// memory[6] <= 9'b000000000; //halt
|
||||
|
||||
// //Testing all instructions
|
||||
// memory[6] <= 9'b010100011; //sub
|
||||
|
||||
Reference in New Issue
Block a user