Johannes
|
03df69372a
|
String Compare Working
|
2019-03-24 17:05:09 -04:00 |
|
Johannes
|
9a2e84bda6
|
metadata
|
2019-03-24 16:09:40 -04:00 |
|
jose.rodriguezlabra
|
ce2410e26c
|
little things
|
2019-03-24 16:04:55 -04:00 |
|
Johannes
|
ee9e420365
|
Added string compare to instruction and data memory
|
2019-03-24 14:14:28 -04:00 |
|
Johannes
|
395a8b6f8f
|
Revert "metadata"
This reverts commit 191ca46f2d.
|
2019-03-24 13:01:08 -04:00 |
|
jose.rodriguezlabra
|
191ca46f2d
|
metadata
|
2019-03-24 10:07:28 -04:00 |
|
WilliamMiceli
|
ad6765a43a
|
BEQ Opcode fix & other stuffz
|
2019-03-22 19:54:06 -04:00 |
|
Johannes
|
c85ad153dc
|
Tested the instructions using the instruction memory
All of the instructions seem to be working other than beq. I might just be calling it wrong
|
2019-03-20 12:08:24 -04:00 |
|
jose.rodriguezlabra
|
3c8147641f
|
Added zeroing instr
|
2019-03-16 14:34:36 -04:00 |
|
jose.rodriguezlabra
|
dfd8753a62
|
Implemented SEs
|
2019-03-16 14:09:53 -04:00 |
|
jose.rodriguezlabra
|
08e3659ba3
|
Better Sim
|
2019-03-14 14:37:58 -04:00 |
|
jose.rodriguezlabra
|
11a1d99e92
|
Computer works (kinda)
|
2019-03-13 12:51:44 -04:00 |
|
jose.rodriguezlabra
|
026eb65861
|
Fixed bugs, finished BEQ, Added Halt
|
2019-03-13 11:14:52 -04:00 |
|
WilliamMiceli
|
047efb7f1f
|
More Vivado stuff
|
2019-03-12 23:04:47 -04:00 |
|
WilliamMiceli
|
1efd958593
|
Vivado stuff
|
2019-03-12 22:56:03 -04:00 |
|
Johannes
|
a9a4e81c6c
|
Removed my behavioral slt
|
2019-03-12 21:33:24 -04:00 |
|
Johannes
|
460fc3e4ed
|
CPU
LOTS
|
2019-03-10 16:32:25 -04:00 |
|
WilliamMiceli
|
6900e74405
|
Miscellaneous
|
2019-02-21 15:09:00 -05:00 |
|
goochey
|
9ba63880bd
|
Fetch-Top
|
2019-02-20 11:40:43 -05:00 |
|
goochey
|
6550b48599
|
fetch unit test
|
2019-02-20 11:31:25 -05:00 |
|
goochey
|
54cccd419f
|
Lots
Lots
|
2019-02-16 17:40:18 -05:00 |
|
goochey
|
faf9f883dd
|
Collaborative - Fixes and Testbenches for Basic Modules so far
|
2019-02-16 16:29:12 -05:00 |
|
jose.rodriguezlabra
|
84e3725fdb
|
new thing
|
2019-02-16 13:04:06 -05:00 |
|
jose.rodriguezlabra
|
0d9cc2b890
|
Erased weird numbers
|
2019-02-16 12:50:02 -05:00 |
|
jose.rodriguezlabra
|
22bf2728ba
|
Merge branch 'master' of https://git.williammiceli.systems/williammiceli-wmu/ece3570-lab2
# Conflicts:
# lab2CA.cache/wt/webtalk_pa.xml
# lab2CA.srcs/sources_1/new/BasicModules.v
|
2019-02-16 12:39:15 -05:00 |
|
jose.rodriguezlabra
|
9aa7a5f0b0
|
stuff
|
2019-02-16 12:37:12 -05:00 |
|
jose.rodriguezlabra
|
bb578e7264
|
Merge branch 'master' of https://git.williammiceli.systems/williammiceli-wmu/ece3570-lab2
# Conflicts:
# lab2CA.cache/wt/webtalk_pa.xml
# lab2CA.runs/.jobs/vrs_config_1.xml
# lab2CA.runs/.jobs/vrs_config_2.xml
# lab2CA.srcs/sources_1/new/BasicModules.v
|
2019-02-16 12:33:12 -05:00 |
|
goochey
|
34376a588e
|
fetch unit
Should be done. also added 2 to 1 mux
|
2019-02-16 12:28:49 -05:00 |
|
WilliamMiceli
|
5458d27391
|
Vivado data stuff
|
2019-02-15 17:51:58 -05:00 |
|
WilliamMiceli
|
d1aa8e4ffb
|
Added outputs to the MUXes for the registers
|
2019-02-15 17:01:43 -05:00 |
|
WilliamMiceli
|
3d8ae740f0
|
Added 1-bit adder
|
2019-02-15 14:55:11 -05:00 |
|
jose.rodriguezlabra
|
0b358a6c41
|
Set some comments
|
2019-02-15 12:38:07 -05:00 |
|
jose.rodriguezlabra
|
3378e5bfd8
|
Merge resolve?
|
2019-02-15 11:53:29 -05:00 |
|
goochey
|
1691adf1b5
|
fetch unit
A little fetch unit
|
2019-02-15 11:20:14 -05:00 |
|
jose.rodriguezlabra
|
b93a3779cc
|
First upload
CODE HERE!!!!!!!!!!
|
2019-02-08 18:18:54 -05:00 |
|