goochey
|
6550b48599
|
fetch unit test
|
2019-02-20 11:31:25 -05:00 |
|
goochey
|
54cccd419f
|
Lots
Lots
|
2019-02-16 17:40:18 -05:00 |
|
goochey
|
faf9f883dd
|
Collaborative - Fixes and Testbenches for Basic Modules so far
|
2019-02-16 16:29:12 -05:00 |
|
jose.rodriguezlabra
|
0d9cc2b890
|
Erased weird numbers
|
2019-02-16 12:50:02 -05:00 |
|
jose.rodriguezlabra
|
bb578e7264
|
Merge branch 'master' of https://git.williammiceli.systems/williammiceli-wmu/ece3570-lab2
# Conflicts:
# lab2CA.cache/wt/webtalk_pa.xml
# lab2CA.runs/.jobs/vrs_config_1.xml
# lab2CA.runs/.jobs/vrs_config_2.xml
# lab2CA.srcs/sources_1/new/BasicModules.v
|
2019-02-16 12:33:12 -05:00 |
|
WilliamMiceli
|
456fcf0804
|
Few renames; added left and right shifts, possibly some other stuff
|
2019-02-15 17:50:30 -05:00 |
|
WilliamMiceli
|
d1aa8e4ffb
|
Added outputs to the MUXes for the registers
|
2019-02-15 17:01:43 -05:00 |
|
WilliamMiceli
|
393f7e7fc5
|
Added 1-bit and 9-bit OR and NOR modules
|
2019-02-15 16:16:13 -05:00 |
|
WilliamMiceli
|
68bb7a87e8
|
Framework of ALU is pretty much done
|
2019-02-15 15:57:04 -05:00 |
|
jose.rodriguezlabra
|
0b358a6c41
|
Set some comments
|
2019-02-15 12:38:07 -05:00 |
|
jose.rodriguezlabra
|
7aa2cfff2a
|
Modularized project; mux, clock, and reg done; Progress on RegFile
|
2019-02-15 12:24:26 -05:00 |
|
goochey
|
1691adf1b5
|
fetch unit
A little fetch unit
|
2019-02-15 11:20:14 -05:00 |
|
jose.rodriguezlabra
|
b93a3779cc
|
First upload
CODE HERE!!!!!!!!!!
|
2019-02-08 18:18:54 -05:00 |
|