ECE 3570 Lab

Things to fix

  • Make RAM write edge-triggered only
    • RTL_RAM is what it needs to be showing as, since VIvado will recognize it as such
  • Make ROM asyncronous (can be read at any time)
    • RTL_ROM is what it needs to be showing as, since VIvado will recognize it as such
  • Get rid of if statememnts in RAM and ROM
  • Get programs working properly
Description
No description provided
Readme 5.2 MiB
Languages
C 33.3%
Verilog 26.9%
PureBasic 23.7%
Tcl 16.1%