William/WMU-ECE-3570-Lab
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
150 Commits 1 Branch 0 Tags
ea0111542a6e4dc6f043b6d929bb16b57dd7d11f
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
WilliamMiceli ea0111542a Result output of CPU pretty much implemented; not yet tested
2019-03-29 18:16:45 -04:00
lab2CA.cache/wt
Result output of CPU pretty much implemented; not yet tested
2019-03-29 18:16:45 -04:00
lab2CA.ip_user_files
fetch unit
2019-02-15 11:20:14 -05:00
lab2CA.runs
Vivado stuff
2019-03-29 17:29:24 -04:00
lab2CA.sim/sim_1
Vivado stuff
2019-03-29 17:29:24 -04:00
lab2CA.srcs/sources_1
Result output of CPU pretty much implemented; not yet tested
2019-03-29 18:16:45 -04:00
.gitignore
Excluded Markdown files
2019-02-21 15:11:10 -05:00
Bank_behav1.wcfg
Renamed signals on simulation waveforms
2019-03-24 17:42:38 -04:00
CPU9bits_tb_behav.wcfg
Making fixes to Bubble Sort
2019-03-24 19:27:59 -04:00
lab2CA.xpr
Vivado stuff
2019-03-29 17:29:24 -04:00
README.md
Now just need to get our programs working
2019-03-29 16:18:19 -04:00
regFile_tb_behav.wcfg
Better Sim
2019-03-14 14:37:58 -04:00
StringCompare.wcfg
String Compare Working
2019-03-24 17:05:09 -04:00
vivado_10872.backup.jou
stuff
2019-02-16 12:37:12 -05:00
vivado_15076.backup.jou
new thing
2019-02-16 13:04:06 -05:00
vivado_15356.backup.jou
more stuff
2019-02-16 12:42:09 -05:00
vivado.jou
new thing
2019-02-16 13:04:06 -05:00

README.md

ECE 3570 Lab

Things to fix

  • Get programs working properly
Reference in New Issue View Git Blame Copy Permalink
Description
No description provided
Readme 5.2 MiB
Languages
C 33.3%
Verilog 26.9%
PureBasic 23.7%
Tcl 16.1%